
Enalorin

JULY 1983-REVISED NOVEMBER 1985

- Dual Accessibility One Port Sequential Access, One Port Random Access
- Four Cascaded 64-Bit Serial Shift Registers for Sequential Access Applications
- Designed for Both Video and Non-Video Applications
- Fast Serial Port . . . Can Be Configured for Video Data Rates in Excess of 150 MHz
- TR/QE as Output Enable Allows Direct Connection of D, Q and Address Lines to Simplify System Design
- Random Access Port Looks Exactly Like a TMS4164
- Separate Serial In and Serial Out to Allow Simultaneous Shift In and Out
- 65,536×1 Organization
- Supported by TI's TMS34061 Video System Controller (VSC)
- Maximum Access Time from RAS Less
 Than 150 ns
- Minimum Cycle Time (Read or Write) Less Than 240 ns
- Long Refresh Period . . . 4 ms
- Low Refresh Overhead Time . . . As Low As 1.7% of Total Refresh Period
- All Inputs, Outputs, Clocks Fully TTL Compatible
- 3-State Unlatched Outputs for Both Random and Serial Access
- Common I/O Capability with "Early Write"
 Feature
- Page-Mode Operation for Faster Access
- Low Power Dissipation (TMS4161-15)
 —Operating . . . 250 mW (Typical)
 - -Standby . . . 80 mW (Typical)
- New SMOS (Scaled-MOS) N-Channel Technology
- SOE Simplifies Multiplexing of Serial Data Streams
- Available with MIL-STD-883ß Processing and L(0°C to 70°C), E(-40°C to 85°C), or S(-55°C to 100°C) Temperature Ranges



PIN NOMENCLATURE								
A0-A7	Address Inputs	SIN	Serial Data In					
CAS	Column-Address Strobe	SOE	Serial Output Enable					
D	Random-Access	SOUT	Serial Data Out					
	Data In	TR/QE	Register Transfer/					
NC	No Connection		Q Output Enable					
Q	Random-Access	VDD	5-V Supply					
	Data Out	v_{SS}	Ground					
RAS	Row-Address Strobe	W	Write Enable					
SCLK	Serial Data Clock							



PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Taxas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1985, Texas Instruments Incorporated

4-17

4

description

The TMS4161 is a high-speed, dual-access 65,536-bit dynamic random-access memory. The random-access port makes the memory look like it is organized as 65,536 words of one bit each like the TMS4164. The sequential access port is interfaced to an internal 256-bit dynamic shift register organized as four cascaded 64-bit shift registers which makes the memory look like it is organized as up to 256 words of up to 256 bits each which are accessed serially. One, two, three, or four 64-bit shift registers can be sequentially read out after a transfer cycle depending on a two-bit code applied to the two most significant column address inputs. The TMS4161 employs state-of-the-art SMOS (Scaled-MOS) N-channel double-level polysilicon gate technology for very high performance combined with low cost and improved reliability.

The TMS4161 features full asynchronous dual access capability except when transferring data between the shift register and the memory array.

Refresh period is extended to 4 milliseconds, and during this period each of the 256 rows must be strobed with RAS in order to retain data. CAS can remain high during the refresh sequence to conserve power. Note that the transfer of a row of data from the memory array to the shift register also refreshes that row.

All inputs and outputs, including clocks, are compatible with Series 74 TTL. All address lines and data in are latched on chip to simplify system design. Data out is unlatched to allow greater system flexibility.


The TMS4161 is offered in 20-pin plastic dual-in-line and 22-pin plastic chip carrier packages. It is guaranteed for operation from 0 °C to 70 °C. The dual-in-line package is designed for insertion in mounting-hole rows on 7,62-mm (300-mil) centers.

random access address space to sequential address space mapping

The TMS4161 is designed with each row divided into four, 64-column sections (see functional block diagram). The first column section to be shifted out is selected by the two most significant column address bits. If the two bits represent binary 00, then one to four registers can be shifted out in order. If the two bits represent binary 01, then only 1 to 3 (the most significant) registers can be shifted out in order. If the two bits represent 10, then one to two of the most significant registers can be shifted out in order. Finally, if the two bits represent 11 only the most significant register can be shifted out. All registers are shifted out with the least significant bit (bit 0) first and the most significant bit (bit 63) last. Note that if the two column address bits equal 00 during the last register transfer cycle $(\overline{TR}/\overline{QE})$ at logic level "0" as \overline{RAS} falls) a total of 256 bits can be sequentially read out.



functional block diagram



random-access operation

TR/QE

The $\overline{TR}/\overline{QE}$ pin has two functions. First, it selects either register transfer or random-access operation as \overline{RAS} falls, and second, if this is a random-access operation, it functions as an output enable after \overline{CAS} falls.

To use the TMS4161 in the random-access mode, TR/QE must be high as RAS falls. Holding TR/QE high as RAS falls keeps the 256 elements of the shift registers disconnected from the corresponding 256 bit lines of the memory array. If data is to be shifted, the shift registers must be disconnected from the bit lines. Holding TR/QE low as RAS falls enables the 256 switches that connect the shift registers to the bit lines and indicates that a transfer will occur between the shift registers and one of the memory rows.

During random-access operation, once \overline{CAS} has been pulled low, $\overline{TR}/\overline{QE}$ controls when the data will appear at the Q output (if this is a read cycle). Whenever $\overline{TR}/\overline{QE}$ is held high during random-access operation, the Q output will be in the high-impedance state. This feature removes the possibility of an overlap between data on the address lines and data appearing on the Q output making it possible to connect the address lines to the Q and D lines (Use of this organization prohibits the use of the early write cycle.).



address (A0 through A7)

Sixteen address bits are required to decode 1 of 65,536 storage cell locations. Eight row-address bits are set up on pins A0 through A7 and latched onto the chip by the row-address strobe (\overline{RAS}) . Then the eight column-address bits are set up on pins A0 through A7 and latched onto the chip by the column-address strobe (\overline{CAS}) . All addresses must be stable on or before the falling edges of \overline{RAS} and \overline{CAS} . \overline{RAS} is similar to a chip enable in that it activates the sense amplifiers as well as the row decoder. \overline{CAS} is used as a chip select activating the column decoder and the input and output buffers.

write enable (W)

The read or write mode is selected through the write-enable (W) input. A logic high on the \overline{W} input selects the read mode and a logic low selects the write mode. The write-enable terminal can be driven from standard TTL circuits without a pull-up resistor. The data input is disabled when the read mode is selected. When \overline{W} goes low prior to \overline{CAS} , data out will remain inthe high-impedance state for the entire cycle permitting common I/O operation.

data in (D)

Data is written during a write or read-modify-write cycle. The falling edge of $\overline{\text{CAS}}$ or $\overline{\text{W}}$ strobes data into the on-chip data latch. This latch can be driven from standard TTL circuits without a pull-up resistor. In an early write cycle, $\overline{\text{W}}$ is brought low prior to $\overline{\text{CAS}}$ and the data is strobed in by $\overline{\text{CAS}}$ with setup and hold times referenced to this signal. In a delayed write or read-modify-write cycle, $\overline{\text{CAS}}$ will already be low, thus the data will be strobed in by $\overline{\text{W}}$ with setup and hold times referenced to this signal.

data out (Q)

The three-state output buffer provides direct TTL compatibility (no pull-up resistor required) with a fan out of two Series 74 TTL loads. Data out is the same polarity as data in. The output is in the high-impedance (floating) state as long as CAS or $\overline{TR/QE}$ is held high. Data will not appear on the output until after both \overline{CAS} and $\overline{TR/QE}$ have been brought low. In a read cycle, the guaranteed maximum output enable access time is valid only if \overline{tCQE} is greater than \overline{tCQE} MAX, and $\overline{tR/QE}$ is greater than $\overline{tR/QE}$ is greater than $\overline{tR/QE}$ mAX. Once the output is valid, it will remain valid while \overline{CAS} and $\overline{TR/QE}$ are both low; \overline{CAS} or $\overline{TR/QE}$ going high will return the output to a high-impedance state. In an early write cycle, the output is always in a high-impedance state. In a register transfer cycle, the output will follow the sequence for the read cycle. In a register transfer cycle, the output will always be in a high-impedance state.

refresh

A refresh operation must be performed at least every four milliseconds to retain data. Since the output buffer is in high-impedance state unless \overline{CAS} is applied, the \overline{RAS} -only refresh sequence avoids any output during refresh. Strobing each of the 256 row addresses (A0 through A7) with \overline{RAS} causes all bits in each row to be refreshed. \overline{CAS} can remain high (inactive) for this refresh sequence to conserve power.

page mode

Page-mode operation allows effectively faster memory access by keeping the same row address and strobing successive column addresses onto the chip. Thus, the time required to setup and strobe sequential row addresses for the same page is eliminated. To extend beyond the 256 column locations on a single RAM, the row address and RAS are applied to multiple 64K RAMs. CAS is then decoded to select the proper RAM.

power up

After power up, the power supply must remain at its steady-state value for 1 ms. In addition, \overline{RAS} must remain high for 100 μ s immediately prior to initialization. Initialization consists of performing eight \overline{RAS} cycles before proper device operation is achieved.



seguential-access operation

TR/QE

Memory transfer operations involving parallel use of the shift register are first indicated by bringing $\overline{TR}/\overline{QE}$ low before \overline{RAS} falls low. This enables the switches connecting the 256 elements of the shift register to the 256 bit lines of the memory array. The \overline{W} line determines whether the data will be transferred from or to the shift registers.

write enable (W)

In the sequential access mode, \overline{W} determines whether a transfer will occur from the shift registers to the memory array, or from the memory array to the shift registers. To transfer from the shift registers to the memory array, \overline{W} is held low as \overline{RAS} falls, and, to transfer from the memory array to the shift registers, \overline{W} is held high as \overline{RAS} falls. Thus, reads and writes are always with respect to the memory array. The write setup and hold times are referenced to the falling edge of \overline{RAS} for this mode of operation.

row address (A0 through A7)

Eight address bits are required to select one of the 256 possible rows involved in the transfer of data to or from the shift registers. A0-A7, \overline{W} , and $\overline{TR}/\overline{QE}$ are latched on the falling edge of \overline{RAS} .

register column address (A7, A6)

To select one of the four shift registers (transfer from memory to register only), the appropriate 2-bit column address (A7, A6) must be valid when $\overline{\text{CAS}}$ falls. However, the $\overline{\text{CAS}}$ and register address signals need not be supplied every transfer cycle, only when it is desired to change or select a new register.

SCLK

Data is shifted in and out on the rising edge of SCLK. This makes it possible to view the shift registers as though it were made of 256 rising edge D flip-flops connected D to Q. The TMS4161 is designed to work with a wide range duty cycle clock to simplify system design. Note that data will appear at the SOUT pin not only on the rising edge of SCLK but also after an access time of ta(RSO) from RAS high during a parallel load of the shift registers.

SIN and SOUT

Data is shifted in through the SIN pin and is shifted out through the SOUT pin. The TMS4161 is designed such that it requires 3 ns hold time on SIN as SCLK rises. SOUT is guaranteed not to change for at least 8 ns after SLCK rises. These features make it possible to easily connect TMS4161s together, to allow SOUT to be connected to SIN, and to give external circuitry a full SLCK cycle time to allow manipulation of the serial data. When loading data into the shift register from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times. To guarantee proper serial clock sequence after power up, a transfer cycle must be initiated before a serial data stream is applied at SIN.

SOE

The serial output enable pin controls the impedance of the serial output, allowing multiplexing of more than one bank of TMS4161 memories into the same external video circuitry. When \overline{SOE} is at a logic low level, SOUT will be enabled and the proper data read out. When \overline{SOE} is at a logic high level, SOUT will be disabled and be in the high-impedance state.



refresh

The shift registers are also dynamic storage elements. The data held in the registers will be lost unless SCLK goes high to shift the data one bit position, a transfer write operation is invoked, or the data is reloaded from the memory array. See specifications for maximum register data retention times. Important: If the shift register has remained idle for a time period which exceeds the maximum SCLK high or SCLK low time, the dynamic clock circuits will also lose charge. Under these conditions, the shift register clocks must be re-enabled by performing any transfer cycle before data can be shifted into or out of the shift register.

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)†

Voltage range on any pin except VDD and data out (see Note 1)	1.5 V to 10 V
Voltage range on VDD supply and data out with respect to VSS	-1 V to 6 V
Short circuit output current	
Power dissipation	1 W
Operating free-air temperature range	0°C to 70°C
Storage temperature range65	o°C to 150°C

[†]Stresses beyond those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions beyond those indicated in the "Recommended Operating Conditions" section of this specification is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

NOTE 1: All voltage values in this data sheet are with respect to VSS.

recommended operating conditions

		MIN	NOM	MAX	UNIT
V _{DD}	Supply voltage	4.5	5	5.5	٧
Vss	Supply voltage		0		V
VIH	High-level input voltage	2.4		V _{DD+0.3}	V
VIL	Low-level input voltage (see Notes 2 and 3)	-0.6		0.8	V
TA	Operating free-air temperature	0		70	°C

- NOTES: 2. The algebraic convention, where the more negative (less positive) limit is designated as minimum, is used in this data sheet for logic voltage levels only.
 - Due to input protection circuitry, the applied voltage may begin to clamp at -0.6 V; test conditions must comprehend this
 occurrence.
 - 4. See application report entitled "TMS4164A and TMS4416 Input Protection Diode" on page 9-5.



electrical characteristics over full range of recommended operating conditions (unless otherwise noted)

			TMS4161-15		TMS4161-20			UNIT	
	PARAMETER	TEST CONDITIONS	MIN	TYP [†]	MAX	X MIN	TYP [†]	MAX	UNIT
Vон	High-level output voltage (Q, SOUT)	I _{OH} = -5 mA	2.4			2.4			٧
VOL	Low-level output voltage (Q, SOUT)	I _{OL} = 4.2 mA			0.4		_	0.4	٧
lj	Input current (leakage)	V _I = 0 V to 5.8 V, V _{DD} = 5 V, All other pins = 0 V			± 10			± 10	μΑ
10	Output current (leakage) (Q, SOUT)	V _O = 0.4 V to 5.5 V, V _{DD} = 5 V			±10			± 10	μА
I _{DD1}	Average operating current during read or write cycle	t _{C(rd)} = minimum cycle time, TR/ΩE low after RAS falls, [‡] SCLK and SIN low, SOE high, No load on Ω and SOUT		50	70		50	70	mA
I _{DD2} §	Standby current	After 1 RAS cycle, RAS and CAS high, SCLK and SIN low, SOE high, No load on Q and SOUT		16	20		16	20	mA
lDD3	Average refresh current	t _{C(rd)} = minimum cycle time, CAS high, RAS cycling, SCLK and SIN low, SOE high, TR/QE high, No load on Q and SOUT		42	55		37	50	mA
^I DD4	Average page-mode current	t _C (P) = minimum cycle time, RAS low, CAS cycling, TR/OE low after RAS falls, SCLK and SIN low, SOE high, No load on Q and SOUT		45	55		40	50	mA
I _{DD5}	Average shift register current (includes IDD2)	RAS and CAS high, No load on Q and SOUT, t _C (SCLK) = t _C (SCLK) min		30	40		30	40	mA
IDD6	Worst case average DRAM and shift register current	tc(rd) = minimum cycle time, tc(SCLK) = minimum cycle time, TR/QE low after RAS falls, No load on Q and SOUT		85	95		80	90	mA

NOTE 5: Additional information on $I_{\mbox{\scriptsize DD1}} - I_{\mbox{\scriptsize DD6}}$ on page 4-40.

§ VIL > -0.6 V.



 $^{^{\}dagger}$ All typical values are at $T_A=25\,^{\circ}\text{C}$ and nominal supply voltages. ‡ See appropriate timing diagram.

capacitance over recommended supply voltage and operating free-air temperature range, $f=1\,\text{MHz}$

	PARAMETER	TYP [†]	MAX	UNIT
C _{i(A)}	Input capacitance, address inputs	4	5	
C _{i(D)}	Input capacitance, data input	4	5	
C _{i(RC)}	Input capacitance, strobe inputs	8	10]
C _{i(W)}	Input capacitance, write enable input	8	10	
Ci(CK)	Input capacitance, serial clock	8	10	ρF
Ci(SI)	Input capacitance, serial in	4	5] PF
Ci(SOE)	Input capacitance, serial output enable	4	5	
C _{i(TR)}	Input capacitance, register transfer input	4	5	
C _O (Q)	Output capacitance, random-access data	5	7	
Co(SOUT)	Output capacitance, serial out	5	7]

 $^{^{\}dagger}$ All typical values are at $T_A = 25\,^{\circ}$ C and nominal supply voltages.

switching characteristics over recommended supply voltage range and operating free-air temperature range (see Figure 1)

PARAMETER		TEST CONDITIONS† ALT.		TMS4161-15	TMS4161-20	UNIT
		TEST CONDITIONS	SYMBOL	MIN MAX	MIN MAX	UNII
ta(C)	Access time from CAS	C _L = 100 pF	^t CAC	100	135	
ta(QE)	Access time of Q from TR/QE low	C _L = 100 pF		40	50	
t _{a(R)}	Access time from RAS	tRLCL = MAX, CL = 100 pF	†RAC	150	200	
ta(RSO)	SOUT access time from RAS high	C _L = 30 pF		65	85	
ta(SOE)	Access time from SOE low to SOUT	C _L = 30 pF		20	25	ns
t _a (SO)	Access time from SCLK	C _L = 30 pF		45	50	
^t dis(CH) [‡]	Q output disable time from CAS high	C _L = 100 pF	tOFF	40	40	
t _{dis(QE)} ‡	Q output disable time from TR/QE high	C _L = 100 pF		30	40	
^t dis(SOE) [‡]	Serial output disable time from SOE high	C _L = 30 pF		20	25	

[†]Figure 1 shows the load circuit.

[‡] The maximum values for t_{dis(CH)}, t_{dis(QE)}, and t_{dis(SOE)} define the time at which the output achieves the open circuit condition and are not referenced to V_{OH} or V_{OL}.

timing requirements over recommended supply voltage range and operating free-air temperature range

		ALT.	TMS4161-15		TMS4161-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNIT
t _{c(P)}	Page-mode cycle time	tPC	160		225		ns
tc(rd)	Read cycle time [†]	tRC	240		315		ns
t _c (W)	Write cycle time	twc	240		315		ns
t _c (TW)	Transfer write cycle time‡		240		315		ns
t _c (Trd)	Transfer read cycle time		240		315		ns
tc(rdW)	Read-write/read-modify-write cycle time	^t RWC	265		330		ns
tc(SCLK)	Serial-clock cycle time	tscc	45	50,000	50	50,000	ns
tw(CH)	Pulse duration, CAS high (precharge time§	t _{CP}	50		80		ns
tw(CL)	Pulse duration, CAS low¶	tCAS	100	10,000	135	10,000	ns
tw(RH)	Pulse duration, RAS high (precharge time)	tRP	80		105		ns
tw(RL)	Pulse duration, RAS low#	tRAS	150	10,000	200	10,000	ns
tw(W)	Write pulse duration	tWP	45		45		ns
tw(CKL)	Pulse duration, SCLK low		10		10		ns
tw(CKH)	Pulse duration, SCLK high		12		12		ns
tw(QE)	TR/QE pulse duration low time (read cycle)		40		40		ns
	Transition times (rise and fall)	t _T	3	50	3	50	ns
tt	RAS, CAS, and SCLK	٠,					113
t _{su(CA)}	Column-address setup time	tASC	0		0		ns
t _{su(RA)}	Row-address setup time	^t ASR	0		0		ns
t _{su} (RW)	W setup time before RAS low with TR/QE low		0		0		ns
t _{su(D)}	Data setup time	tDS	0		0		ns
tsu(rd)	Read-command setup time	tRCS	0		0		ns
t _{su(WCL)}	Early write-command setup time before CAS low	twcs	- 5		-5		ns
t _{su} (WCH)	Write-command setup time before CAS high	[‡] CWL	40		60		ns
t _{su} (WRH)	Write-command setup time before RAS high	tRWL	40		60		ns
t _{su(TR)}	TR/QE setup time before RAS low	,	0		0		ns
t _{su(SI)}	Serial-data setup time before SCLK high		6		6		ns
th(SI)	Serial-data-in hold time after SCLK high		3		3		ns
th(CLCA)	Column-address hold time after CAS low	tCAH.	45		55		ns
th(RA)	Row-address hold time	^t RAH	20		25		ns
th(RW)	W hold time after RAS low with TR/QE low		20	-	20		ns
th(RLCA)	Column-address hold time after RAS low	t _{AR}	95		120		ns
th(CLD)	Data hold time after CAS low	tDH	60		80		ns
th(RLD)	Data hold time after RAS low	^t DHR	110		145		ns
th(WLD)	Data hold time after W low	^t DH	45		55		ns
th(CHrd)	Read-command hold time after CAS high	†RCH	0		0		ns

(Continued next page.)

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

[#]In a read-modify-write cycle, tRLWL and tsu(WRH) must be observed. Depending on the user's transition times, this may require additional RAS low time (tw(RL)).



[†]All cycle times assume $t_t = 5$ ns except $t_{c(SCLK)}$ which assumes $t_t = 3$ ns.

^{*}Multiple transfer write cycles require separation by either a 500 ns RAS-precharge interval or any other active RAS-cycle.

[§]Page-mode only.

In a read-modify-write cycle, tCLWL and t_{su(WCH)} must be observed. Depending on the user's transition times, this may require additional CAS low time (tw(CL)). This applies to page-mode read-modify-write also.

timing requirements over recommended supply voltage range and operating free-air temperature range (concluded)

ALT

TMS4161-15 TMS4161-20

		ALI.	IMS4161-15		TMS4161-20		UNIT
		SYMBOL	MIN	MAX	MIN	MAX	UNI
th(RHrd)	Read-command hold time after RAS high	tRRH	5		5		ns
th(CLW)	Write-command hold time after CAS low	twch	60		80		ns
th(RLW)	Write-command hold time after RAS low	twcr	110		145		ns
th(RSO)	Serial-data-out hold time after RAS low with TR/QE low		30		30		ns
th(SO)	Serial-data-out hold time after SCLK high		8		8		ns
th(TR)	TR/QE hold time after RAS low (transfer)		20		20		ns
^t RLCH	Delay time, RAS low to CAS high	[†] CSH	150		200		กร
[†] CHRL	Delay time, CAS high to RAS low	^t CRP	0		0		ns
[†] CLQEH	Delay time, CAS low to QE high		100		135		กเ
tCLRH	Delay time, CAS low to RAS high	tRSH	100	·	135		n
[†] CLWL	Delay time, CAS low to W low (read-modify-write cycle only)	[‡] CWD	65	·	75		ns
^t CQE	Delay time, CAS low to QE low (maximum value specified only to guarantee t _{a(QE)} access time)			60		85	ns
tRHSC	Delay time, RAS high to SCLK high		80	50,000	80	50,000	n:
^t RLCL	Delay time, RAS low to CAS low (maximum value specified only to guarantee access time)	[†] RCD	25	50	30	65	n
^t RLWL	Delay time, RAS low to W low (read-modify-write cycle only)	tRWD	135		150		ns
[†] CKRL	Delay time, SCLK high before RAS low with TR/QE low		10	50,000	10	50,000	n
t _{rf(MA)}	Refresh time interval, memory array	tREF1		4		4	m
^t rf(SR)	Refresh time interval, shift register☆	tREF2		50,000		50,000	ns

NOTE 6: Timing measurements are made at the 10% and 90% points of input and clock transitions. In addition, VIL max and VIH min must be met at the 10% and 90% points.

SCLK may be high or low during tw(RL), but there can not be any positive edge transitions on SCLK for a minimum of 10 ns prior to RAS going low with TR/QE low (i.e., before a transfer cycle).

☆See "refresh" on page 4-22.

PARAMETER MEASUREMENT INFORMATION





FIGURE 1. LOAD CIRCUIT




4-26





write cycle timing




[†]The enable time (t_{en}) for a write cycle is equal in duration to the access time from \overline{CAS} $(t_{a(C)})$ in a read cycle; but the active levels at the output are invalid.



read-write/read-modify-write cycle timing tw(RL) ٧н RAS VIL ^tCLRH ^tRLCH tCHRL V_{H} tw(CL) CAS 4 t_{su(RA)} **Dynamic RAMs** th(RA) tCLQEH tsu(CA) VIH COLUMN A0-A7 ٧н TR/QE 111 ٧_{IL} tsu(rd) t_{su}(WCH) t_{su}(WRH) th(RLW) 1.4 th(CLW) th(RLD) th(CLD) t_{su(D)} VIH VIL th(WLD) ta(QE) tdis(CH) tCQE-VOH VALID DATA VOL ta(C) ta(R)

TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4-30



TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001


INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001

4


Dynamic RAMs

Dynamic RAMs


page-mode read-modify-write cycle timing



TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON, TEXAS 77001



shift register to memory timing




NOTES: 11. The shift register to memory cycle is used to transfer data from the shift register to the memory array. Every one of the 256 locations in the shift register is written into the 256 columns of the selected row. Note that the data that was in the shift register may have resulted, either from a serial shift in or from a parallel load of the shift register from one of the memory array rows.

- 12. SOE assumed low.
- 13. SCLK may be high or low during tw(RL).



4




NOTES: 12. SOE assumed low.

13. SCLK may be high or low during tw(RL).

14. The memory to shift register cycle is used to load the shift register in parallel from the memory array. Every one of the 256 locations in the shift register are written into from the 256 columns of the selected row. Note that the data that is loaded into the shift register may be either shifted out or written back into another row.

serial data shift timing




NOTES: 15. When loading data into the shift register from the serial input in preparation for a shift register to memory transfer operation, the serial clock must be clocked an even number of times.

16. While shifting data through the serial shift register, the state of TR/QE is a don't care as long as TR/QE is held high when RAS goes low and t_{SU(TR)} and t_{h(TR)} timings are observed. This requirement avoids the initiation of a register-to-memory or memory-to-register data transfer operation. The serial data transfer cycle is used to shift data in and/or out of the shift register.



4




[†]CAS and register address need not be supplied every cycle, only when it is desired to change or select a new register length. NOTES: 12. <u>SOE</u> assumed low.

The shift register to memory multiple cycle is used to write the shift register data to more than one row of the memory array. An application of this could be clearing all memory. To do this, the SIN line would be held at 0 to fill all locations in the shift register with 0's. The shift register would then be written into all 256 rows of the memory array in 256 cycles. The random output port Q will be in a high-impedance state as long as register transfer cycles are selected. 12.

SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TR/QE low. œ.

The memory to shift register to memory multiple cycle is used to reorder the rows within the memory array itself. First, the data in a row is stored in the shift register and then it is written into other selected rows. The random output port Q will be in a high-impedance state as long as register SCLK is a don't care except that no positive transitions on SCLK can occur for a period equal to tCKRL prior to RAS falling with TRIDE low.




TEXAS INSTRUMENTS
POST OFFICE BOX 1443 • HOUSTON TEXAS 77001


4-39

transfer cycles are selected.

SOE assumed low.

NOTES: 12. § 18. § 19.





POST OFFICE BOX 1443 . HOUSTON, TEXAS 77001