

3

All μ PD2102AL inputs and outputs are TTL compatible. A single chip-enable ($\overline{CE}$) pin is provided for selection of an individual device in systems with OR-tied outputs. Output data is the same polarity as input data and is nondestructively read out. Only a single +5 volt supply is required. In standby mode, with the supply lowered to 1.5 volts, power dissipation is reduced to 42 mW max.


FEATURES

- Access Time — μ PD2102AL-2 — 250 ns Max
 μ PD2102AL — 350 ns Max
 μ PD2102AL-4 — 450 ns Max
- Single +5 Volts Supply Voltage
- Directly TTL Compatible — All Inputs and Output
- Static MOS — No Clocks or Refreshing Required
- Low Power — Typically 150 mW
- Low Standby Power — 42 mW max
- Three-State Output — OR-TIE Capability
- Simple Memory Expansion — Chip Enable Input
- Fully Decoded — On Chip Address Decode
- Inputs Protected — All Inputs have Protection against Static Charge
- Low Cost Packaging — 16 Pin Plastic Dual-In-Line Configuration

Pin diagram of the μ PD 2102AL. The chip has 16 pins. Pin 1 is A₆, Pin 2 is A₅, Pin 3 is R/W, Pin 4 is A₁, Pin 5 is A₂, Pin 6 is A₃, Pin 7 is A₄, Pin 8 is A₀, Pin 9 is GND, Pin 10 is V_{CC}, Pin 11 is D_{IN}, Pin 12 is D_{OUT}, Pin 13 is $\overline{CE}$, Pin 14 is A₉, Pin 15 is A₈, Pin 16 is A₇.

A ₀ – A ₉	Address Inputs
R/W	Read/Write
$\overline{CE}$	Chip Enable
VCC	Power (+5V)

μ PD2102AL



BLOCK DIAGRAM

Operating Temperature	-10°C to 70°C
Storage Temperature	-65°C to +125°C
Voltage On Any Pin	-0.5 to +7 Volts ①

ABSOLUTE MAXIMUM
RATINGS*

Note: ① With Respect to Ground

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability

$$^*T_a = 25^\circ\text{C}$$

$T_a = -10^{\circ}\text{C}$ to $+70^{\circ}\text{C}$; $V_{CC} = 5\text{V} \pm 5\%$ unless otherwise specified.

DC CHARACTERISTICS

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP ①	MAX		
Input Leakage Current	I_{LI}			±10	μA	$V_{IN} = 0$ to 5.25V
I/O Leakage Current	I_{LOH}			+5	μA	$\overline{CE} = 2.0V$, $V_{OUT} = +2.4V$ to V_{CC}
I/O Leakage Current	I_{LOL}			-10	μA	$\overline{CE} = 2.0V$, $V_{OUT} = 0.4V$
Power Supply Current	I_{CC1}		30	70	mA	All Inputs = 5.25V, Data Out Open
Input "Low" Voltage	V_{IL}	-0.5		+0.8	V	
Input "High" Voltage	V_{IH}	20		V_{CC}	V	
Output "Low" Voltage	V_{OL}			+0.4	V	$I_{OL} = 2.1$ mA
Output "High"	V_{OH}	2.4			V	$I_{OH} = -100$ μA

Note: ① Typical values are for $T_a = 25^\circ\text{C}$ and nominal supply voltage

 $T_a = 25^\circ \text{C}; f = 1 \text{ MHz}$

CAPACITANCE

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C _{IN}		3	5	pf	V _{IN} = 0V
Output Capacitance	C _{OUT}		7	10	pf	V _{OUT} = 0V

AC CHARACTERISTICS

READ CYCLE

μPD2102AL $T_a = -10\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$; $V_{CC} = +5\text{V} \pm 5\%$ unless otherwise noted

PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		2102AL-4		2102AL		2102AL-2			
		MIN	MAX	MIN	MAX	MIN	MAX		
Read Cycle	t _{RC}	450		350		250		ns	t _T = t _r = t _f = 100 ns C _L = 100 pF Load = 1 TTL Gate V _{ref} = 2.0 or 0.8V
Access Time	t _A		450		350		250	ns	
Chip Enable to Output Time	t _{CO}		230		180		130	ns	
Previous Read Data Valid in Respect to Address	t _{OH1}	40		40		40		ns	
Previous Read Data Valid in Respect to Chip Enable	t _{OH2}	0		0		0		ns	


WRITE CYCLE

 $T_a = -10\text{ }^{\circ}\text{C to }+70\text{ }^{\circ}\text{C}$; $V_{CC} = +5\text{V} \pm 5\%$ unless otherwise noted


PARAMETER	SYMBOL	LIMITS						UNIT	TEST CONDITIONS
		2102AL-4		2102AL		2102AL-2			
		MIN	MAX	MIN	MAX	MIN	MAX		
Write Cycle	t _{WC}	450		350		250		ns	t _T = t _r = t _f = 100 ns C _L = 100 pF Load = 1 TTL Gate V _{ref} = 2.0 or 0.8V
Address to Write Setup Time	t _{AW}	20		20		20		ns	
Write Pulse Width	t _{WP}	300		250		180		ns	
Write Recovery Time	t _{WR}	0		0		0		ns	
Data Setup Time	t _{DW}	300		250		180		ns	
Data Hold Time	t _{DH}	0		0		0		ns	
Chip Enable to Write Setup Time	t _{CW}	300		250		180		ns	

TIMING WAVEFORMS

READ CYCLE



WRITE CYCLE




STANDBY CHARACTERISTICS


 $T_a = 0\text{ to }+70\text{ }^{\circ}\text{C}$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
V_{CC} in Standby	V_{PD}	1.5			V	
$\overline{CE}$ Bias in Standby	V_{CES}	2.0			V	-2.0V , $V_{PD} = -5.25\text{V}$
	V_{PD}				V	$+1.5\text{V}$, $V_{PD} = -2.0\text{V}$
Standby Current Drain	I_{PD1}		14	28	mA	All Inputs, $V_{PD1} = +1.5$
Standby Current Drain	I_{PD2}		18	38	mA	All Inputs, $V_{PD2} = -2.0\text{V}$
Chip Disable to Standby Time	t_{CP}	0			ns	
Standby Recovery Time	t_R	$t_{HC(1)}$			ns	
t_{tAC} = Read Cycle Time						


μPD2102AL



POWER SUPPLY CURRENT VS AMBIENT TEMPERATURE




POWER SUPPLY CURRENT VS SUPPLY VOLTAGE




TYPICAL CHARACTERISTICS



OUTPUT SOURCE CURRENT VS OUTPUT VOLTAGE



OUTPUT SINK CURRENT VS OUTPUT VOLTAGE



PACKAGE OUTLINE
μPD2102ALC



ITEM	MILLIMETERS	INCHES
A	10.4 MAX	0.413 MAX
B	0.81	0.031
C	2.54 MIN	0.100 MIN
D	0.5	0.020
E	12.78	0.503
F	1.3	0.051
G	2.54 MIN	0.100 MIN
H	0.5 MIN	0.020 MIN
I	1.05 MAX	0.041 MAX
J	3.55 MAX	0.139 MAX
K	7.62	0.300
L	6.3	0.250
M	0.10 0.25 0.05	0.004 0.010 0.002