

1024 BIT (256 x 4) STATIC MOS RAM WITH COMMON I/O AND OUTPUT DISABLE

DESCRIPTION The μPD2111AL is a 256 words by 4 bits static random access memory fabricated with N-channel MOS technology. It uses fully static circuitry and therefore requires no clocks or refreshing to operate. The data is read out nondestructively and has the same polarity as the input data. Common input/output pins are provided.


It is directly TTL compatible in all respects: inputs, outputs, and a single +5V supply. Separate chip enable (CE) leads allow easy selection of an individual package when outputs are OR-tied.

All members in the μPD2111AL family feature a low standby power mode with the supply voltage being reduced to +1.5V.

FEATURES

- 256 Words x 4 Bits Organization
- Common Data Input and Output
- Single +5V Supply Voltage
- Directly TTL Compatible — All Inputs and Outputs
- Static MOS — No Clocks or Refreshing Required
- Access Time — 250 ns to 450 ns max.
- Simple Memory Expansion — Chip Enable Inputs
- Fully Decoded — On Chip Address Decode
- Inputs Protected — All Inputs have Protection Against Static Charge
- Low Cost Packaging — 18 Pin Plastic Dual-In-Line Configuration
- Three-State Output — OR-Tie Capability
- Low Standby Power

PIN CONFIGURATION




PIN NAMES

A ₀ - A ₇	Address Inputs
OD	Output Disable
R/W	Read/Write Input
CE ₁	Chip Enable 1
CE ₂	Chip Enable 2
I/O ₁ - I/O ₄	Data Input/Output

OPERATION MODES

CE ₁	CE ₂	OD	Chip Output Status	
0	1	0	Selected	Data Output
0	1	1		High Z
Others			Unselected	State

μ PD2111AL



BLOCK DIAGRAM

Operating Temperature	−10°C to +70°C
Storage Temperature	−65°C to +125°C
All Output Voltages	−0.5 to +7 Volts
All Input Voltages	−0.5 to +7 Volts
Supply Voltage V _{CC}	−0.5 to +7 Volts

ABSOLUTE MAXIMUM RATINGS*

COMMENT: Stress above those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

*T_a = 25°C

T_a = −10 to +70°C; V_{CC} = +5V ± 5%

DC CHARACTERISTICS

PARAMETER		SYMBOL	LIMITS			UNIT	TEST CONDITIONS
			MIN	TYP	MAX		
Input High Voltage		V _{IH}	+2.0		V _{CC}	V	
Input Low Voltage		V _{IL}	−0.5		+0.8	V	
Output High Voltage	2111AL-4	V _{OH}	+2.4			V	I _{OH} = −150 μA
	2111AL		+2.4			V	I _{OH} = −200 μA
	2111AL-2					V	I _{OH} = −200 μA
Output Low Voltage		V _{OL}			+0.4	V	I _{OL} = +2.1 mA
Input Leakage Current High		I _{LIH}			+10	μA	V _I = V _{CC}
Input Leakage Current Low		I _{LIL}			−10	μA	V _I = 0V
Output Leakage Current High		I _{LOH}			+5	μA	V _O = +2.4V to V _{CC} CE = +2.0V
Output Leakage Current Low		I _{LOL}			−10	μA	V _O = +0.4V CE = +2.0V
Power Supply Current	2111AL-4	I _{CC1}			50	mA	V _I = +5.25V
	2111AL				55	mA	I _O = 0 mA
	2111AL-2						T _a = +25°C
Power Supply Current	2111AL-4	I _{CC2}			60	mA	V _I = +5.25V
	2111AL				65	mA	I _O = 0 mA
	2111AL-2						T _a = −10 to +70°C

AC CHARACTERISTICS

READ CYCLE

T_a = -10°C to +70°C, V_{CC} = +5V ± 5%

PARAMETER	SYMBOL	LIMITS									UNIT
		2111AL-4			2111AL			2111AL-2			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Read Cycle Time	t _{RC}	450			350			250			ns
Access Time	t _A			450			350			250	ns
Chip Enable to Output	t _{CO}			310			240			180	ns
Output Disable to Output	t _{OD}			250			180			130	ns
Data Output to High Z State	t _{DF} ①	0		200	0		150	0		130	ns
Previous Read Data Valid After Change of Address	t _{OH}	40			40			40			ns

Note: ① t_{DF} is with respect to the trailing edge of $\overline{CE}_1$, $\overline{CE}_2$, or OD, whichever occurs first.

WRITE CYCLE

T_a = -10°C to +70°C, V_{CC} = +5V ± 5%

PARAMETER	SYMBOL	LIMITS									UNIT
		2111AL-4			2111AL			2111AL-2			
		MIN	TYP	MAX	MIN	TYP	MAX	MIN	TYP	MAX	
Write Cycle Time	t _{WC}	270			220			170			ns
Write Delay	t _{AW}	20			20			20			ns
Chip Enable to Write	t _{CW}	250			200			150			ns
Data Setup Time	t _{DW}	250			200			150			ns
Data Hold Time	t _{DH}	0			0			0			ns
Write Pulse Width	t _{WP}	250			200			150			ns
Write Recovery	t _{WR}	0			0			0			ns
Output Disable Setup	t _{DS}	20			20			20			ns

Note: OD is a logical 1 for common I/O and "don't care" for separate I/O operation.

AC CONDITIONS OF TEST

Input Pulse Levels +0.8V to +2.0V
 Input Pulse Rise and Fall Times 20 ns
 Timing Measurement Reference Level 1.5V
 Output Load 1 TTL + 100 pF

STANDBY CHARACTERISTICS


T_a = -10°C to +70°C

PARAMETER		SYMBOL	LIMITS			UNIT	TEST CONDITIONS
			MIN	TYP ①	MAX		
V _{CC} in Standby		V _{PD}	1.5			V	
$\overline{CE}_1$ Bias in Standby		V _{CES}	2.0			V	2.0V ≤ V _{PD} ≤ 5.25V
		V _{PD}				V	1.5V ≤ V _{PD} < 2.0V
Standby Current Drain	2111AL-4	I _{PD1}			36	mA	All Inputs = V _{PD1} = 1.5V
	2111AL/AL-2				38		
Standby Current Drain	2111AL-4	I _{PD2}			45	mA	All Inputs = V _{PD2} = 2.0V
	2111AL/AL-2				48		
Chip Deselect to Standby Time		t _{CP}	0			ns	
Standby Recovery		t _R	t _{RC} ②			ns	

Notes: ① Typical values are for T_a = 25°C and nominal supply voltage


② t_R = t_{RC} (Read Cycle Time)

READ CYCLE



- Notes: ① OD should be tied low for separate I/O operation.
② R/W is high for read operation.


WRITE CYCLE



Note: OD is a logical 1 for common I/O and "don't care" for separate I/O operation.

TIMING WAVEFORMS

STANDBY WAVEFORMS




- Notes: ① 4.75V
② 2.0V
③ 1.5V
④ If the standby voltage (V_{PD}) is between 5.25V (V_{CC} Max) and 2.0V, then CE must be held at 2.0V Min (V_{IH}). If the standby voltage is less than 2.0V but greater than 1.5V (V_{PD} Min), then CE and standby voltage must be at least the same value or, if they are different, CE must be the more positive of the two. CE may be either of $\overline{CE}_1$ or $\overline{CE}_2$.

CAPACITANCE $T_a = 25^{\circ}\text{C}; f = 1\text{ MHz}$

PARAMETER	SYMBOL	LIMITS			UNIT	TEST CONDITIONS
		MIN	TYP	MAX		
Input Capacitance	C_{IN}			8	pf	$V_I = 0\text{V}$
Output Capacitance	C_{OUT}			12	pf	$V_O = 0\text{V}$

PACKAGE OUTLINE
μPD2111ALC



ITEM	MILLIMETERS	INCHES
A	22.5 MAX.	0.89
B	1.09	0.04
C	2.54	0.10
D	0.50 ± 0.10	0.02
E	20.32	0.80
F	1.2 MIN.	0.06
G	2.54 MIN.	0.10 MIN.
H	0.5 MIN.	0.02 MIN.
I	4.05 MAX.	0.16 MAX.
J	4.55 MAX.	0.18 MAX.
K	7.62	0.30
L	6.4	0.25
M	0.25 ^{+0.10} / _{0.05}	0.01