NMOS 65,536-BIT DYNAMIC RANDOM ACCESS MEMORY

8265LCC

DESCRIPTION

The Fujitsu MB8265 is a fully decoded, dynamic NMOS random access memory organized as 65536 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout are required.

Multiplexed row and column address inputs permit the MB8265 to be housed in a standard 16 pin DIP. Pin-outs conform to the JEDEC approved pin out.

FEATURES

- 65,536 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time: 150ns Max (MB8265-15) 200ns Max (MB8265-20)
- Cycle time: 270ns Min (MB8265-15) 330ns Min (MB8265-20)
- Low power:
 275 mW Active, (MB8265-15)
 248 mW Active, (MB8265-20)
 28 mW Standby (Max)
- +5V Supply, ±10% tolerance
- On chip substrate bias generator for high performance
- Three-state TTL compatible output

The MB8265 is fabricated using silicon gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are noncritical, and power supply tolerance is very wide. All inputs and output are TTL compatible.

- All inputs TTL compatible, low capacitive load
- "Gated" CAS
- 128 refresh cycles
- Pin 1 Refresh capability
- Common I/O capability using "Early Write" operation
- Output unlatched at cycle end allows extended page boundary and twodimensional chip select
- Read-Modify-Write, RASonly refresh, and Page-Mode capability
- On-chip latches for Addresses and Data-in
- Offers two variations of hidden refresh



CERAMIC PACKAGE CERDIP DIP-16C-C04





PLASTIC PACKAGE DIP-16P-M03




CERAMIC LCC LCC-18C-A02

PIN ASSIGNMENTS





MB8265 BLOCK DIAGRAM



ABSOLUTE MAXIMUM RATINGS (See Note)

Rating		Symbol	Value	Unit
Voltage on any pin relative to V _{SS}		V _{IN} , V _{OUT})	-1 to +7.0	V
Voltage on V _{CC} supply rel	Voltage on V _{CC} supply relative to V _{SS}		-1 to +7.0	V
Storage Temperature	Cerdip	т	-55 to +150	°C
Storage remperature	Plastic	stg	-55 to +125]
Power Dissipation		PD	1.0	W
Short Circuit Output Current		los	50	mA

Note: Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operations should be restricted to the conditions as detailed in the operational sections of this data sheet. Exposure to absolute maximum rating conditions for extended periods may effect device reliability. This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. It is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

RECOMMENDED OPERATING CONDITIONS

(Referenced to V_{SS})

R4

			Value						
Parameter	Symbol	Min Typ		Max	Unit	Temperature			
O consider Markey and	v _{cc}	4.5	5.0	5.5	٧	;			
Supply Voltage	V _{SS} _	0	0	0	٧	0°C to +70°C			
Input High Voltage, all inputs	VIH	2.4		6.5	٧	0 0 10 770 0			
Input Low Voltage, all inputs	VIL	-1.0		0.8	٧				

CAPACITANCE (TA = 25 °C)



Parameter	Symbol	Min	Тур	Max	Unit
Input Capacitance A ₀ ~ A ₇ , D _{IN}	C _{IN1}	_		5	pF
Input Capacitance RAS, CAS, WE, RFSH	C _{IN2}	_	<u> </u>	8	pF
Output Capacitance D _{OUT}	C _{OUT}		-	7	pF

STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)



Parameter	Symbol	Min	Max	Unit	
OPERATING CURRENT*	MB8265-20	laa.		45	mA
Average power supply current (RAS, CAS cycling; t _{RC} = min)	MB8265-15	ICC1		50	mΑ
STANDBY CURRENT Power supply current (RAS = CAS = RFSH = V _{IH})	_	I _{CC2}		5	mA
REFRESH CURRENT 1 Average power current	MB8265-20	lcc3		36	mA
(RAS cycling CAS = RFSH = V _{IH} ; t _{RC} = min)	MB8265-15	1003		42	
PAGE MODE CURRENT* Average power supply current (RAS = V _{IL} , CAS cycling, t _{PC} = mir	I _{CC4}		34	mA	
REFRESH CURRENT 2 Average power supply current (RFSH cycling; RAS = CAS = V _{IH} , t _{FC} = min)	I _{CC5}	_	46	mA	
INPUT LEAKAGE CURRENT Input leakage current, any input (0V ≤ V _{IN} ≤ 5.5V) Input pins not under test = 0V, V _{CC} = 5.5V, V _{SS} = 0V	ելը	-10	10	μΑ	
OUTPUT LEAKAGE CURRENT (Data out is disabled, 0V ≤ V _{OUT} ≤ 5.5V)			-10	10	μΑ
OUTPUT LEVEL Output low voltage (I _{OL} = 4.2mA)				0.4	٧
OUTPUT LEVEL Output high voltage (I _{OH} = -5mA)			2.4		٧

Note*: ICC is dependent on output loading and cycle rates. Specified values are obtained with the output open.

DYNAMIC CHARACTERISTICS Notes [1, 2, 3]

(Recommended operating conditions unless otherwise noted.)

R46

				MB8265-20			MB8265-15			
Parameter	Notes		Symbol	Min	Тур	Max	Min Typ		Max	Unit
Time between Refresh			t _{REF}		_	2			2	ms
Random Read/Write Cycle Time			tRC	330	_	_	270		_	ns
Read-Write Cycle Time			tRWC	375		_	300		_	ns
Page Mode Cycle Time			t _{PC}	225			170			ns
Access Time from RAS	4	6	tRAC	_	_	200			150	ns
Access Time from CAS	5	6	tGAC	_	-	135	_	_	100	ns
Output Buffer Turn Off Delay			toff	0	_	50	0		40	ns
Transition Time			tŢ	3		50	3		35	ns
RAS Precharge Time	,		t _{RP}	120	_	_	100	-	_	ns
RAS Pulse Width			t _{RAS}	200	_	10000	150		10000	ns
RAS Hold Time			tRSH	135			100			ns
CAS Precharge Time (Page Mode Only)			t _{CP}	80			60		_	ns
CAS Precharge Time (All Cycles Except	Page Mode)		tCPN	30			25	_	_	ns
CAS Pulse Width	_		tCAS	135	_	10000	100	_	10000	ns
CAS Hold Time			tcsh	200			150		_	ns
RAS to CAS Delay Time	7	[8]	tRCD	30		65	25	_	50	ns
CAS to RAS Precharge Time			tCRP	0	_	_	0		_	ns
Row Address Set Up Time			tasa	0	-	_	0		_	ns
Row Address Hold Time			t _{RAH}	20	_		15			ns
Column Address Set Up Time			tasc	0			0	_	_	ns
Column Address Hold Time			tCAH	55		_	45			ns
Column Address Hold Time Referenced	to RAS		tAR	120			95	_	_	ns
Read Command Set Up Time			tRCS	0			0		_	ns
Read Command Hold Time		10	t _{RCH}	0		-	0			ns
Write Command Set Up Time		9	twcs	-10	_		10-		_	ns
Write Command Hold Time			twch	55	_		45			ns
Write Command Hold Time Referenced	to RAS		twcr	120			95			ns
Write Command Pulse Width			twp	55	_	_	45		_	ns
Write Command to RAS Lead Time			t _{RWL}	80	_		60			ns
Write Command to CAS Lead Time		_	tcwL	80		_	60			ns
Data In Set Up Time			t _{DS}	0			0	_		ns
Data In Hold Time			tpH	55	_	_	45			ns
Data In Hold Time Referenced to RAS			tDHR	120		_	95			ns
CAS to WE Delay		9	tCWD	95	_		70			ns
RAS to WE Delay		9	tRWD	160		_	120	-	_	ns
Read Command Hold Time Referenced to	o RAS	10	tarh	25	_		20	_		ns
RFSH Set Up Time Referenced to RAS			tFSR	120			100			ns
RAS to RFSH Delay			tRFD	120			100		_	ns
RFSH Cycle Time	***		tFC	330	_		270	_		ns
RFSH Pulse Width			tep	200			150		_	ns
RFSH Inactive Time			t _{FI}	120	_		100	_		ns
RFSH to RAS Delay		11	t _{FRD}	50	_		40			ns
RFSH Hold Time	 	11	tFSH	20	_	_	15	_		ns
RFSH Address Set Up Time		11	tASF	0	_		0			ns
RFSH Set Up Time Referenced to CAS	-	11	tFSC	50	_		40		_	ns
			1730		L	Ll			L	


Notes:

- 1. An initial pause of 200 µs is required after power-up followed by any 8 RAS cycles before proper device operation is achieved. If internal refresh counter is to be effective, a minimum of 8 active RFSH initialization cycles required. The internal refresh counter must be activated a minimum of 128 times every 2ms if the RFSH refresh function is used. The RFSH must be held at V_{IH} if the RFSH function is not used.
- 2. Dynamic measurements assume t_T = 5ns.
- V_{IH}(min) and V_{IL}(max) are reference levels for measuring timing of input signals. Also, transition times are measured between V_{IH}(min) and V_{IL}(max).
- Assumes that t_{RCD} ≤ t_{RCD}(max). If t_{RCD} is greater than the maximum recommended value shown in this table, t_{RAC} will increase by the amount that t_{RCD} exceeds the value shown.
- 5. Assumes that $t_{RCD} \ge t_{RCD}(max)$.


- 6. Measured with a load equivalent to 2 TTL loads and 100 pF.
- 7. Operation within the $t_{RCD}(max)$ limit insures that $t_{RAC}(max)$ can be met. $t_{RCD}(max)$ is specified as a reference point only; if t_{RCD} is greater than the specified $t_{RCD}(max)$ limit, then access time is controlled exclusively by t_{CAC} .
- 8. $t_{RCD}(min) = t_{RAH}(min) + 2t_{T}(t_{T} = 5ns) + t_{ASC}(min)$.
- 9. t_{WCS}, t_{CWD} and t_{RWD} are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If t_{WCS} ≥ t_{WCS}(min), the cycle is an early write cycle and the data out pin will remain open circuit (high impedance) throughout entire cycle.
 - If $t_{CWD} \ge t_{CWD}$ (min) and $t_{RWD} \ge t_{RWD}$ (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied the condition of the data out is indeterminate.
- 10. Either t_{RRH} or t_{RCH} must be satisfied for a read cycle.
- 11. RFSH counter test read/write cycle only.

TIMING DIAGRAMS


READ CYCLE




WRITE CYCLE (EARLY WRITE)




READ-WRITE / READ-MODIFY-WRITE CYCLE



PAGE-MODE READ CYCLE




PAGE-MODE WRITE CYCLE




"RAS-ONLY" REFRESH CYCLE

NOTE: RFSH = VIH, CAS = VIH, WE = Don't Care




RFSH REFRESH CYCLE


NOTE: CAS = VIH, WE = Don't Care



HIDDEN "RAS-ONLY" REFRESH CYCLE




HIDDEN RESH CYCLE



RFSH COUNTER TEST READ/WRITE CYCLE

Note: DOUT is the waveform in Read-Modify-Write Cycles



DESCRIPTION

Address inputs

A total of sixteen binary input address bits are required to decode any 1 of 65536 storage cell locations within the MB8265. Eight row-address bits are established on the input pins (A₀ through A₇) and latched with the Row Address Strobe (RAS). The eight column-address bits are established on the input pins and latched with the Column Address Strobe (CAS). All input addresses must be stable on or before the falling edge of RAS. CAS is internally inhibited (or "gated") by RAS to permit triggering of CAS as soon as the Row Address Hold Time (t_{RAH}) specification has been satisfied and the address inputs have been changed from row-addresses to column-addresses.

Write Enable

The read mode or write mode is selected with the WE input. A logic high (1) on WE dictates read mode; logic low (0) dictates write mode. Data input is disabled when read mode is selected.

Data Input

Data written into the MB8265 during a write or readwrite cycle. The last falling-edge of \overline{WE} or \overline{CAS} is a strobe for the Data In (D_{IN}) register. In a write cycle, if \overline{WE} is brought low (write mode) before \overline{CAS} , D_{IN} is strobed by \overline{CAS} , and the set-up and hold times are referenced to \overline{CAS} . In a read-write cycle, \overline{WE} will be delayed until \overline{CAS} has made its negative transition. Thus D_{IN} is strobed by \overline{WE} , and set-up and hold times are referenced to \overline{WE} .

Data Output

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output is in a high impedance state until CAS is brought low. In a read cycle, or a read-write cycle, the output is valid after t_{RAC} from transition of RAS when t_{RCD} (max) is satisfied, or after t_{CAC} from transition of CAS when the transition occurs after t_{RCD} (max). Data remains valid until CAS is returned to ahigh level. In a write cycle the identical sequence occurs, but data is not valid.

Page-Mode

Page-mode operation permits strobing the row-address into the MB8265 while maintaining RAS at a logic low (0) throughout all successive memory operations in which the row-address doesn't change. Thus the power dissipated by the negative going edge of RAS is saved. Further, access and cycle times are decreased because the time normally required to strobe a new row-address is eliminated.

RAS-Only Refresh

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 128 row-addresses ($A_0 \sim A_6$) at least every two milliseconds. During refresh, either V_{IL} or V_{IH} is permitted for A_7 . RAS only refresh avoids any output during refresh because the output buffer is in the high impedance state unless

CAS is brought low. Strobing each of 128 row-addresses with RAS will cause all bits in each row to be refreshed. Further RAS-only refresh results in a substantial reduction in power dissipation.

RFSH Refresh

RFSH type refreshing available on the MB8265 offers an alternate refresh method: (1) When RFSH (pin 1) is brought low (active) during RAS (Pin 4) is high (inactive), on-chip refresh control clock generators and a refresh address counter are enabled and an internal refresh operation takes place. (2) When RFSH is brought high (inactive), the internal refresh address counter is automatically incremented in preparation for the next RFSH refresh cycle. Only RFSH activated cycles affect the internal refresh address counter.

The use of RFSH type refreshing eliminates the need of providing additional external devices to generate refresh addresses.

Hidden Refresh

Hidden Refresh Cycle may take place while maintaining latest valid data at the output by extending CAS active time from the previous memory read cycle.

The MB8265 offers two types of Hidden Refresh. They are referred to as Hidden RAS-Only Refresh and Hidden RESH Refresh.

1) Hidden RAS-Only Refresh

Hidden RAS-Only Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RP}), executing "RAS-Only" refresh, but with CAS held low. RFSH has to be held at V_{IH}.

2) Hidden RFSH Refresh

Hidden RFSH Refresh is performed by holding CAS at V_{IL} and taking RAS high and after a specified precharge period (t_{RFD}), executing RFSH refresh, but with CAS held low.

A specified precharge period (t_{CPN}) is required before normal memory Read, Write or Read-Modify-Write cycle after performing either type of Hidden Refresh.

Refresh Counter Test Cycle

A special timing sequence provides a convenient method of verifying the functionality of the RFSH activated circuitry.

(A) RFSH Test Read/Write Cycle

When RFSH is given a signal in timing as shown in timing diagram of RFSH counter Test Read/Write Cycle, Read/Write Operation is enabled. A memory cell address (consisting of a row address (8 bits) and a column address (8 bits)) to be accessed can be defined as

- *A ROW ADDRESS Bits A₀ ~ A₆ are defined when contents of the internal address counter are latched. The other bit A₇ is defined by latching a level on A₇ pin during RFSH = "L" and RAS = "H" (t_{RFD}).
- *A COLUMN ADDRESS All the bits $A_0 \sim A_7$ are defined by latching levels on $A_0 \sim A_7$ pins in a high-to-low transition of CAS.

DESCRIPTION (Continued)

By using a 16-bit address latched into the on-chip address buffers by means of the above operation, any of 64K memory cells can be read/written into/from.


(B) RFSH Test Read-Modify-Write Cycle

Also, Read-Modify-Write Operation (not only the above normal Read/Write Operations) can be used in this RFSH Counter Test Cycle.


(C) Example of Refresh Counter Test Procedure


- (1) Initialize the internal refresh counter. For this operation, 8 RFSH cycles are required.
- (2) Write a test pattern of "0"s into the memory cells at a single column address and 128 row addresses by using 128 RFSH Test Write Cycle or RFSH Test Read-Modify-Write Cycle. (At this time, A₇ (row) must be fixed at "H" or "L".).
- (3) Verify the data written into the memory cells in the above step (2) by using the column address used in step (2) and sequence through 128 row address combinations (A₀ ~ A₆) by means of normal Read Cycle. (At this time, A₇ (row) must be fixed at the same level as the above step (3).)
- (4) Compliment the test pattern and repeat steps (2) and


CURRENT WAVEFORM ($V_{CC} = 5.5V$, $T_A = 25$ °C)




TYPICAL CHARACTERISTICS CURVES










TYPICAL CHARACTERISTICS CURVES (Continued)





TYPICAL CHARACTERISTICS CURVES (Continued)























TYPICAL CHARACTERISTICS CURVES (Continued)







SUBSTRATE VOLTAGE vs SUPPLY VOLTAGE DURING POWER UP



SUPPLY CURRENT VS SUPPLY VOLTAGE DURING POWER UP (ON MEMORY BOARD)

