

# **FUJITSU**

# MOS 4096-BIT DYNAMIC RANDOM ACCESS MEMORY

# MB 8227 N/E/H

S-3Z

ORIG

002484

JUL 1 4 1990

OBSOLETE

September 1978

T-2484

FU3

#### 4,096-BIT DYNAMIC RANDOM ACCESS MEMORY

The Fujitsu MB 8227 is a fully decoded, dynamic NMOS random access memory organized as 4,096 one-bit words. The design is optimized for high-speed, high performance applications such as mainframe memory, buffer memory, peripheral storage and environments where low power dissipation and compact layout is required.

Multiplexed row and column address inputs permit the MB 8227 to be housed in a standard 16 pin DIP. Pinouts conform to the accepted industry standard.

The MB 8227 is fabricated using silicon-gate NMOS and Fujitsu's advanced Double-Layer Polysilicon process. This process, coupled with single-transistor memory storage cells, permits maximum circuit density and minimal chip size. Dynamic circuitry is employed in the design, including the sense amplifiers.

Clock timing requirements are non-

critical, and power supply tolerances are 10%. All inputs are TTL compatible; the output is three-state TTL.


- 4,096 x 1 RAM, 16 pin package
- Silicon-gate, Double Poly NMOS, single transistor cell
- Row access time:

150 ns max. (MB 8227H) 200 ns max. (MB 8227E) 250 ns max. (MB 8227N)

• Cycle time:


320 ns min. (MB 8227H) 375 ns min. (MB 8227E) 375 ns min. (MB 8227N)

- Low power: 462 mW active, 27 mW standby (max.)
- 10% tolerance on +12V, ±5V, supplies
- All inputs TTL compatible, low capacitive load
- Three-state TTL compatible output
- "Gated" CAS
- 64 refresh cycles



- Output latched and valid into next cycle
- Read-Modify-Write, RAS-only refresh, and Page-Mode capability
- On-chip latches for Addresses,
   Data-out, Data-in, and Chip-Select
- Compatible with MK 4027

#### PIN ASSIGNMENT




This device contains circuitry to protect the inputs against damage due to high static voltages or electric fields. However, it is advised that normal precautions be taken to avoid application of any voltage higher than maximum rated voltages to this high impedance circuit.

#### **ABSOLUTE MAXIMUM RATINGS (See Note)**

Rating	Symbol	Value	Unit
Voltage on any pin relative to V <sub>BB</sub>	V <sub>IN</sub> , V <sub>OUT</sub>	-0.5 to +20	V
Voltage on V <sub>DD</sub> , V <sub>CC</sub> supplies relative to V <sub>SS</sub>	V <sub>DD</sub> , V <sub>CC</sub>	-0.5 to +15	V
$V_{BB} - V_{SS} (V_{DD} - V_{SS} > 0V)$	_	0	V
Storage Temperature	T <sub>stg</sub>	-55 to +150	°C
Power Dissipation	P <sub>D</sub>	1.0	W
Short circuit output current	_	50	mA

**Note:** Permanent device damage may occur if ABSOLUTE MAXIMUM RATINGS are exceeded. Functional operation should be restricted to the conditions as detailed in the operational sections of this data sheet.



# **CAPACITANCE**

 $(T_A = 25^{\circ}C)$ 

Parameter	Symbol	Тур	Max	Unit
Input Capacitance $A_0 \sim A_5$ , $D_{IN}$ , $\overline{CS}$	C <sub>IN1</sub>		5	pF
Input Capacitance RAS, CAS, WE	C <sub>IN2</sub>		10	pF
Output Capacitance D <sub>OUT</sub>	C <sub>OUT</sub>		7	pF

# RECOMMENDED OPERATING CONDITIONS

(Referenced to V<sub>SS</sub>)

Parameter	NOTES]	Symbol	Min	Тур	Max	Unit	Operating Temperature
Supply Voltage	1	V <sub>DD</sub>	10.8	12.0	13.2	٧	
	1 2	V <sub>cc</sub>	4.5	5.0	5.5	V	
	1	V <sub>SS</sub>	0	0	0	V	
	1	V <sub>BB</sub>	-4.5	-5.0	-5.5	V	0°C to +70°C
Input High Voltage RAS, CAS, WE	1	V <sub>IHC</sub>	2.4		7.0	V	i
Input High Voltage except RAS, CAS, WE	1	ViH	2.2		7.0	V	
Input Low Voltage, all inputs	1	VIL	-1.0		8.0	V	- ! 

## STATIC CHARACTERISTICS

(Recommended operating conditions unless otherwise noted.)

Parameter NOTES	Symbol	Min	Max	Units
OPERATING CURRENT  Average power supply current (RAS, CAS cycling; t <sub>RC</sub> min)	I <sub>DD1</sub>		35 300	mA μA
STANDBY CURRENT  Power supply current (RA $\bar{S} = \bar{C}A\bar{S} = V_{1HC}$ , output disabled)	I <sub>DD2</sub>		2.0	mA
REFRESH CURRENT  Average power supply current ( $\overline{RAS}$ cycling, $\overline{CAS} = V_{IHC}$ ; $t_{RC}$ min)	I <sub>DD3</sub>		25	mA
V <sub>CC</sub> POWER SUPPLY CURRENT (CS = V <sub>1H</sub> )	lcc*	-10	10	μΑ
INPUT LEAKAGE CURRENT Input leakage current, any input ( $V_{BB}$ = -5V, 0V $\leq$ V <sub>IN</sub> $\leq$ 7V, all other pins not under test = 0V)	I <sub>IL</sub>	-10	10	μΑ
OUTPUT LEAKAGE CURRENT (Data out is high impedance state, $\overline{\text{CS}}$ = V <sub>IH</sub> , 0V $\leq$ V <sub>OUT</sub> $\leq$ 10V)	I <sub>OL</sub>	-10	10	μΑ
OUTPUT LEVELS  Output high voltage (I <sub>OH</sub> = -5mA)  Output low voltage (I <sub>OL</sub> = 3.2mA)	V <sub>он</sub> V <sub>oL</sub>	2.4	0.4	V V

#### Notes:

- 1) All voltages are referenced to  $V_{SS}$ .
- 2) Output voltage will swing from  $V_{SS}$  to  $V_{CC}$  when activated with no current loading. For purposes of maintaining data in the standby mode,  $V_{CC}$  may be reduced to  $V_{SS}$  without affecting refresh operations or
- data retention. However, the  $V_{OH}$  (min) specification is not guaranteed in this mode.
- When Data out is enabled, V<sub>CC</sub> power supply current depends upon output loading; V<sub>CC</sub> is connected to the output buffer only.



# **DYNAMIC CHARACTERISTICS**

NOTES 4, 5, 6

(Recommended operating conditions unless otherwise noted.)


			MB 8	3227N	MB 8227E		MB 8227H		
Parameter <u>NO</u>	DTES	Symbol	Min	Max	Min	Max	Min	Max	Units
Time between Refresh		t <sub>REF</sub>		2		2		2	ms
Random Read/Write Cycle Time		t <sub>RC</sub>	375		375		320		ns
Read-Write Cycle Time		tRWC	480		420	i :	330		ns
Access Time from RAS	7 9	tRAC		250		200		150	ns
Access Time from CAS	8 9	tCAC		165		135		100	ns
Output Buffer Turn Off Delay		toff		60		50		40	ns
Transition Time		. t <sub>T</sub>	3	50	3	50	3	35	ns
RAS Precharge Time		t <sub>RP</sub>	120		120		100		ns
RAS Pulse Width		tRAS	250	32000	200	32000	150	32000	ns
RAS Hold Time		tRSH	165	1	135		100		ns
CAS Precharge Time		<sup>t</sup> CP	110		80		60		ns
CAS Pulse Width		tCAS	165		135		100		ns
CAS Hold Time		tcsh	250		200	1-	150		ns
RAS to CAS Delay Time	10	tRCD	40	85	30	65	25	50	ns
CAS to RAS Precharge Time		t <sub>CRP</sub>	0		0		0	+	ns
Row Address Set Up Time		t ASR	0		0		0	İ	ns
Row Address Hold Time		tRAH	35	· · · · · · · · · · · · · · · · · · ·	25	<del>-i</del>	20		ns
Column Address Set Up Time		tASC	-5		-5	:	-5		ns
Column Address Hold Time		†CAH	75		55	!	45		ns
Column Address Hold Time Referenced to RAS	5	tAR	160		120		95		ns
Chip Select Set Up Time		tcsc	-5		-5	•	-5		ns
Chip Select Hold Time		t <sub>CH</sub>	75		55	i	45		ns
Chip Select Hold Time Referenced to RAS		t <sub>CHR</sub>	160		120		95		ns
Read Command Set Up Time		tRCS	0	-	0		0	-	ns
Read Command Hold Time		t <sub>RCH</sub>	0		0	-	0		ns
Write Command Set Up Time	11	twcs	0		0		0		ns
Write Command Hold Time		twch	75		55	<del></del>	45		ns
Write Command Hold Time Referenced to RAS	3	twcR	160		120		95		ns
Write Command Pulse Width		t <sub>WP</sub>	75	,	55		45		ns
Write Command to RAS Lead Time		tRWL	85		70		60		ns
Write Command to CAS Lead Time		tcwL	85	:	70		60		ns
Data In Set Up Time		t <sub>DS</sub>	0	1	0		0		ns
Data In Hold Time		t <sub>DH</sub>	75	1	55	i	45		ns
Data In Hold Time Referenced to RAS		tDHR	160		120		95		ns
CAS to WE Delay	11	-	90		80		60		ns
RAS to WE Delay	11	0,,,	175		145		110		ns
Data Out Hold Time	-	t <sub>DOH</sub>	32		32		32		μs


#### Notes:


- 4) Several cycles are required after power up before proper device operation is achieved. Any 8 cycles which perform refresh are adequate for this purpose.
- 5) Dynamic measurements assume t<sub>T</sub>=5ns.
- 6) V<sub>IHC</sub> (min) or V<sub>IH</sub> (min) and V<sub>IL</sub> (max) are reference levels for measuring timing of input signals. Also, transition times are measured between V<sub>IHC</sub> or V<sub>IH</sub> and V<sub>IL</sub>.
- 7) Assumes that t<sub>RCD</sub>≤t<sub>RCD</sub> (max). If t<sub>RCD</sub> is greater than the maximum recommended value shown in this table, t<sub>RAC</sub> will increase by the amount that t<sub>RCD</sub> exceeds the value shown.
- 8) Assumes that  $t_{RCD} \ge t_{RCD}$  (max).
- Measured with a load equivalent to 2 TTL loads and 100pF.


- 10) Operation within the t<sub>RCD</sub> (max) limit insures that t<sub>RAC</sub> (max) can be met. t<sub>RCD</sub> (max) is specified as a reference point only; if t<sub>RCD</sub> is greater than the specified t<sub>RCD</sub> (max) limit, then access time is controlled exclusively by t<sub>CAC</sub>.
- 11) twcs, tcwd and tawd are not restrictive operating parameters. They are included in the data sheet as electrical characteristics only. If twcs≥twcs (min), the cycle is an early write cycle and Dout will contain the data written into the selected cell.

  If tcwd≥tcwd (min) and tawd≥tawd (min), the cycle is a read-write cycle and data out will contain data read from the selected cell. If neither of the above sets of conditions is satisfied, the condition of the data out is indeterminate.










#### MB 8227 N/E/H



#### DESCRIPTION

#### Address Inputs:

Twelve binary input address bits are required to decode any one of the 4096 storage locations of the MB 8227. The twelve input address bits are multiplexed, six at a time, into the chip via the address input pins  $(A_0 \text{ through } A_5)$ . The Row Address Strobe, RAS, latches the 6 row address bits when a negative going TTL level clock is applied to RAS; and the Column Address Strobe, CAS, latches the 6 column address bits plus Chip Select, CS, when a subsequent negative going TTL level clock is applied to CAS. CAS is internally "gated" by RAS to permit triggering of CAS as soon as the Row Address Hold Time (trank) specification has been satisfied and before column address information is actually required. This gated CAS feature simplifies timing requirements for multiplexed inputs and minimizes the system access and cycle time.

#### Write Enable:

The read mode or write mode is selected with the  $\overline{WE}$  input. A logic high (1) on  $\overline{WE}$  dictates read mode; logic low (0) dictates write mode. The data input pin is disabled when the read mode is selected.  $\overline{WE}$  can be driven by a standard TTL circuit without a pull-up resistor.

#### Data Input:

Data to be written into a selected memory cell is latched into an on-chip register during a write or read-write cycle. The last falling edge of  $\overline{WE}$  or  $\overline{CAS}$ , whichever is later, strobes the Data in  $(D_{IN})$  register. Set-up and hold times are referenced to  $\overline{WE}$  or  $\overline{CAS}$ .

whichever negative transition occurs later. If the chip is unselected,  $\overline{CS}$  high at  $\overline{CAS}$  time,  $\overline{WE}$  commands are not executed and data in the memory is not affected.

#### Data Output:

The output buffer is three-state TTL compatible with a fan-out of two standard TTL loads. Data-out is the same polarity as data-in. The output data is latched until  $\overline{CAS}$  is brought low. Then the output,  $D_{OUT}$ , will go to an open circuit regardless of the state of any other input pin. In a read, read-modifywrite, or delayed write cycle, if the chip is selected, the output latch and buffer will contain the data read from the selected memory cell after access time. In a write cycle (WE low before  $\overline{CAS}$  low), if the chip is selected, the output latch and buffer will contain the input

(cont'd)

## MB 8227 N/E/H

data after access time. The output remains valid until the next negative transition of CAS. RAS-only refresh cycles will not affect valid data.

#### Page-Mode:

Page-mode operation permits strobing the row-address into the MB 8227 while holding RAS at a logic low(0) throughout all successive memory operations in which the row address does not change. This permits successive memory operations at multiple column addresses with the same row address with higher speed and lower power. The power dissipated by the negative going edge of RAS is saved; and the access and cycle times are decreased because the time normally required to strobe a new row address is eliminated.

#### Refresh:

Refresh of the dynamic memory cells is accomplished by performing a memory cycle at each of the 64 row addresses at least every two milliseconds. Any operation in which RAS transits accomplishes refresh. Regardless of the state of  $\overline{CS}$ , a read cycle will refresh the selected row.

Refresh will also occur during a write or read-modify-write cycle, but the chip should be unselected to prevent data being written into the selected memory location. If, during a refresh cycle, the MB 8227 receives a RAS signal but no CAS signal, the state of the output will not be affected. However, if RAS-only refresh is continued for long periods, the output buffer may lose data. RAS-only refresh results in a substantial reduction in power dissipation.

#### **Power Considerations:**


The output buffer of the MB 8227 can be powered via  $V_{CC}$  from the supply voltage (normally 5 volts) to which the memory is interfaced. In standby operation,  $V_{CC}$  may be removed without affecting refresh. Thus standby power is conserved because all memory functions may be turned off except for  $\overline{RAS}$  timing and refresh addresses.

Most of the MB 8227 circuitry, including sense amplifiers, is dynamic, and most of the power drain comes from an address strobe (RAS or CAS) edge. Thus, dynamic power dissipation depends mostly on operating frequency.

To minimize power dissipation, the Row Address Strobe, RAS, should only be applied to selected IC's. CAS must be supplied to all the IC's in a system in order to turn off unselected outputs. But IC's that didn't receive a RAS input will not dissipate power on CAS edges except for that needed to turn off outputs. If RAS is supplied only to selected chips, CS can be at logic zero. Chips that receive CAS, but not RAS, will be unselected regardless of CS. However, for refresh, either the CS input or CAS must be high to prevent wired-OR outputs from turning on simultaneously.

#### Power Up:

No particular power supply sequencing is required for the MB 8227. However, absolute maximum ratings must be adhered to. Thus,  $V_{BB}$  should be turned on first and turned off last, and  $V_{BB}$  should be less than  $V_{SS}$  when  $V_{DD}$  is turned on. After power is applied, several cycles are required before proper operation is assured. About eight refresh cycles should be sufficient to accomplish this.



## TYPICAL CHARACTERISTICS CURVES

Fig. 2 — NORMALIZED ACCESS TIME vs  $V_{DD}$  SUPPLY VOLTAGE




Fig. 3 — NORMALIZED ACCESS TIME vs V<sub>BB</sub> SUPPLY VOLTAGE




Fig. 4 — NORMALIZED ACCESS TIME vs  $V_{CC}$  SUPPLY VOLTAGE




Fig. 5 — NORMALIZED ACCESS TIME vs AMBIENT TEMPERATURE




Fig. 6 — I<sub>DD1</sub> (AVERAGE) vs CYCLE RATE




Fig. 7 - I<sub>DD1</sub> (AVERAGE) vs V<sub>DD</sub> SUPPLY VOLTAGE




Fig. 8 – I<sub>DD1</sub> (AVERAGE) vs AMBIENT TEMPERATURE




Fig. 9 — I<sub>DD2</sub> (STANDBY) vs V<sub>DD</sub> SUPPLY VOLTAGE





Fig. 10 – I<sub>DD2</sub> (STANDBY) vs AMBIENT TEMPERATURE



# MB 8227 N/E/H

Fig. 11 – I<sub>DD3</sub> (RAS-ONLY)
vs CYCLE RATE

TYPICAL

VDD = 13.2V

VBB = -4.5V

TA = 25° C

TA = 25° C

1 2 3 4 5

CYCLE RATE (MHz)

Fig. 12 - I<sub>DD3</sub> (RAS-ONLY) vs V<sub>DD</sub> SUPPLY VOLTAGE

TYPICAL V<sub>BB</sub> = -4.5V V<sub>BC</sub> = 375ns V<sub>BC</sub> = 375







Fig. 14 - V<sub>IHC</sub>, V<sub>ILC</sub> INPUT LEVELS vs V<sub>DD</sub> SUPPLY VOLTAGE


3.0

| TYPICAL | V<sub>BB</sub> = -5.5V for V<sub>IHC</sub> | V<sub>BB</sub> = -4.5V for V<sub>ILC</sub> | V<sub>BB</sub> = -4.5V for V<sub>ILC</sub> | V<sub>AB</sub> = -4.5V for V<sub>AB</sub> = -4.5V













Fig. 19 - VIH, VIL INPUT LEVELS

#### PACKAGE DIMENSIONS



Circuit diagrams utilizing Fujitsu products are included as a means of illustrating typical semiconductor applications; consequently, complete information sufficient for construction purposes is not necessarily given. The information has been carefully checked and is believed to be entirely reliable. However, no responsibility is assumed for inaccuracies. Furthermore, such information does not convey to the purchaser of the semiconductor devices described herein any license under the patent rights of Fujitsu Limited or others. Fujitsu Limited reserves the right to change device specifications.

# FUJITSU AMERICA, INC.

2945 Kifer Road ● Santa Clara, CA 95051 ● (408) 727-1700 ● Telex: 357402 ● TWX: 910-338-0047

PRINTED IN U S.A. FAI 9-78 1K