

# DM54S182/DM74S182 Look-Ahead Carry Generators

## **General Description**

These circuits are high-speed, look-ahead carry generators, capable of anticipating a carry across four binary adders or groups of adders. They are cascadable to perform full look-ahead across n-bit adders. Carry, generate-carry, and propagate-carry functions are provided as shown in the pin designation table.

When used in conjunction with the 181 arithmetic logic unit, these generators provide high-speed carry look-ahead capability for any word length. Each S182 generates the look-ahead (anticipated carry) across a group of four ALU's and, in addition, other carry look-ahead circuits may be employed to anticipate carry across sections of four look-ahead packages up to n-bits. The method of cascading circuits to perform multi-level look-ahead is illustrated under typical application data.

Carry input and output of the ALU's are in their true form, and the carry propagate (P) and carry generate (G) are in negated form; therefore, the carry functions (inputs, outputs,

generate, and propagate) of the look-ahead generators are implemented in the compatible forms for direct connection to the ALU. Reinterpretations of carry functions, as explained on the 181 data sheet are also applicable to and compatible with the look-ahead generator. Positive logic equations for the S182 are:


$$\begin{split} &C_{n\,+\,x} = \overline{G}0\,+\,\overline{P}0\,C_{n} \\ &C_{n\,+\,y} = \overline{G}1\,+\,\overline{P}1\,\overline{G}0\,+\,\overline{P}1\,\overline{P}0\,C_{n} \\ &C_{n\,+\,z} = \overline{G}2\,+\,\overline{P}2\,\overline{G}1\,+\,\overline{P}2\,\overline{P}1\,\overline{G}0\,+\,\overline{P}2\,\overline{P}1\,\overline{P}0\,C_{n} \\ &\overline{G} = \overline{G}3\,(\overline{P}3\,+\,\overline{G}2)\,(\overline{P}3\,+\,\overline{P}2\,+\,\overline{G}1) \\ &(\overline{P}3\,+\,\overline{P}2\,+\,\overline{P}1\,+\,\overline{G}0) \\ &\overline{P} = \overline{P}3\,\overline{P}2\,\overline{P}1\,\overline{P}0 \end{split}$$

#### **Features**

- Typical propagation delay time 7 ns
- Typical power dissipation 260 mW

### **Connection Diagram**

#### Dual-In-Line Package



TL/F/6474-1

Order Number DM54S182J or DM74S182N See NS Package Number J16A or N16E

## **Pin Designations**

Designation	Pin Nos.	Function
G0, G1, G2, G3	3, 1, 14, 5	Active Low Carry Generate Inputs
P0, P1, P2, P3	4, 2, 15, 6	Active Low Carry Propagate Inputs
C <sub>n</sub>	13	Carry Input
$C_{n+x}, C_{n+y}, C_{n+z}$	12, 11, 9	Carry Outputs
G	10	Active Low Carry Generate Output
Q.	7	Active Low Carry Propagate Output
Vcc	16	Supply Voltage
GND	8	Ground

## **Absolute Maximum Ratings (Note)**

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage 7V Input Voltage 5.5V

Operating Free Air Temperature Range

DM54S -55°C to +125°C DM74S 0°C to +70°C

Storage Temperature Range -65°C to +150°C

Note: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

## **Recommended Operating Conditions**

Symbol	Parameter	DM54S182			DM74S182			Units
		Min	Nom	Max	Min	Nom	Max	
V <sub>CC</sub>	Supply Voltage	4.5	5	5.5	4.75	5	5.25	٧
V <sub>IH</sub>	High Level Input Voltage	2			2			٧
VIL	Low Level Input Voltage			0.8			0.8	٧
Юн	High Level Output Current			-1			-1	mA
loL	Low Level Output Current			20			20	mA
TA	Free Air Operating Temperature	-55		125	0		70	°C

### Electrical Characteristics over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions $V_{CC} = Min, I_{I} = -18 \text{ mA}$		Min	Typ (Note 1)	Max	Units
VI	Input Clamp Voltage					-1.2	٧
V <sub>OH</sub> High Level Output	V <sub>CC</sub> = Min, I <sub>OH</sub> = Max	DM54	2.5	3.4		v	
	Voltage	$V_{IL} = Max, V_{IH} = Min$	DM74	2.7	3.4		
V <sub>OL</sub>	Low Level Output Voltage	$V_{CC} = Min, I_{OL} = Max$ $V_{IH} = Min, V_{IL} = Max$				0.5	٧
l <sub>l</sub>	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA
I <sub>IH</sub> High Level Input Current	V <sub>CC</sub> = Max	P0, P1 or G3			200		
	Current	$V_{\parallel} = 2.7V$	P3			100	1
		P2			150	μΑ	
	<u> </u>		Cn			50	] "
		G0, G2			350	] ]	
		G1			400		
կլ	Low Level Input	$V_{CC} = Max$ $V_i = 0.5V$	P0, P1 or G3			-8	mA
	Current		P3			-4	
			P2			-6	
		C <sub>n</sub>			-2	] ''"'	
		G0, G2			-14		
		G1			-16		
los	Short Circuit V <sub>CC</sub> = Max	DM54	-40		-100	mA	
Output Current	Output Current	(Note 2)	DM74	-40		-100	
ICCH Supply Current of Outputs High	Supply Current with		DM54		39	55	mA
	Outputs High		DM74		39	55	
	Supply Currents with		DM54		69	99	mA
	Outputs Low		DM74		69	109	] ''"

Note 1: All typicals are at  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Note 2: Not more than one output should be shorted at a time, and the duration should not exceed one second.


Note 3: I<sub>CCH</sub> is measured with all outputs open, inputs P3 and G3 at 4.5V, and all other inputs grounded.

Note 4: I<sub>CCL</sub> is measured with all outputs open, inputs G0, G1, and G2 at 4.5V, and all other inputs grounded.

# Switching Characteristics at $V_{CC} = 5V$ and $T_A = 25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)


Symbol	Parameter	From (Input) To (Output)					
			CL =	C <sub>L</sub> = 15 pF		C <sub>L</sub> = 50 pF	
			Min	Max	Min	Min	1
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	GN or PN to C <sub>n + x, y, z</sub>		7		10	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	GN or PN to C <sub>n + x, y, z</sub>		7	, <u></u>	11	ns
<sup>t</sup> PLH	Propagation Delay Time Low to High Level Output	GN or PN to G		7.5		11	ns
<sup>†</sup> PHL	Propagation Delay Time High to Low Level Output	GN or PN to G		10.5	··· <b>··</b>	14	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	PN to P	, <u></u>	6.5		10	ns
<sup>t</sup> PHL	Propagation Delay Time High to Low Level Output	PN to P		10		14	ns
t <sub>PLH</sub>	Propagation Delay Time Low to High Level Output	C <sub>n</sub> to to C <sub>n+x,y,z</sub>		10		13	ns
t <sub>PHL</sub>	Propagation Delay Time High to Low Level Output	$C_n$ to to $C_{n+x,y,z}$		10.5		14	ns

# **Logic Diagram**



## **Typical Application**

#### 64-Bit ALU, Full-Carry Look Ahead in Three Levels



A and B inputs, and F outputs of 181 are not shown.