

# SN54ALS580B, SN74ALS580B, SN74AS580 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS277 – JANUARY 1995

- 3-State Buffer-Type Outputs Drive Bus Lines Directly
- Bus-Structured Pinout
- Inverting-Logic Outputs
- Package Options Include Plastic Small-Outline (DW) Packages, Ceramic Chip Carriers (FK), Standard Plastic (N) and Ceramic (J) 300-mil DIPs, and Ceramic Flat (W) Packages

## description

These octal D-type transparent latches feature 3-state outputs designed specifically for driving highly capacitive or relatively low-impedance loads. They are particularly suitable for implementing buffer registers, I/O ports, bidirectional bus drivers, and working registers.


While the latch-enable (LE) input is high, outputs ( $\bar{Q}$ ) respond to the data (D) inputs. When LE is low, the outputs are latched to retain the data that was set up.

A buffered output-enable ( $\overline{OE}$ ) input can be used to place the eight outputs in either a normal logic state (high or low) or a high-impedance state. In the high-impedance state, the outputs neither load nor drive the bus lines significantly. The high-impedance state and the increased drive provide the capability to drive bus lines without interface or pullup components.


$\overline{OE}$  does not affect internal operations of the latches. Old data can be retained or new data can be entered while the outputs are in the high-impedance state.

The SN54ALS580B is characterized for operation over the full military temperature range of  $-55^{\circ}\text{C}$  to  $125^{\circ}\text{C}$ . The SN74ALS580B and SN74AS580 are characterized for operation from  $0^{\circ}\text{C}$  to  $70^{\circ}\text{C}$ .

SN54ALS580B . . . J OR W PACKAGE  
SN74ALS580B, SN74AS580 . . . DW OR N PACKAGE  
(TOP VIEW)



SN54ALS580B . . . FK PACKAGE  
(TOP VIEW)



FUNCTION TABLE  
(each latch)

INPUTS			OUTPUT $\bar{Q}$
$\overline{OE}$	LE	D	
L	H	H	L
L	H	L	H
L	L	X	$\bar{Q}_0$
H	X	X	Z


# SN54ALS580B, SN74ALS580B, SN74AS580

## OCTAL D-TYPE TRANSPARENT LATCHES


### WITH 3-STATE OUTPUTS

SDAS277 – JANUARY 1995

#### logic symbol†



#### logic diagram (positive logic)



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)‡

Supply voltage, $V_{CC}$	7 V
Input voltage, $V_I$	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, $T_A$ : SN54ALS580B	–55°C to 125°C
SN74ALS580B	0°C to 70°C
Storage temperature range	–65°C to 150°C

‡ Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN54ALS580B			SN74ALS580B			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			2			V
$V_{IL}$	Low-level input voltage			0.7			0.8	V
$I_{OH}$	High-level output current			–1			–2.6	mA
$I_{OL}$	Low-level output current			12			24	mA
$t_w$	Pulse duration, LE high	15			15			ns
$t_{su}$	Setup time, data before LE↓	20			10			ns
$t_h$	Hold time, data after LE↓	12			10			ns
$T_A$	Operating free-air temperature	–55		125	0		70	°C

**SN54ALS580B, SN74ALS580B, SN74AS580**  
**OCTAL D-TYPE TRANSPARENT LATCHES**  
**WITH 3-STATE OUTPUTS**

SDAS277 – JANUARY 1995

**electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)**

PARAMETER	TEST CONDITIONS		SN54ALS580B		SN74ALS580B		UNIT
			MIN	TYP†	MAX	MIN	
V <sub>IK</sub>	V <sub>CC</sub> = 4.5 V,	I <sub>I</sub> = −18 mA	−1.2		−1.2		V
V <sub>OH</sub>	V <sub>CC</sub> = 4.5 V to 5.5 V,	I <sub>OH</sub> = −0.4 mA	V <sub>CC</sub> − 2		V <sub>CC</sub> − 2		V
	V <sub>CC</sub> = 4.5 V	I <sub>OH</sub> = −1 mA	2.4	3.3			
		I <sub>OH</sub> = −2.6 mA			2.4	3.2	
V <sub>OL</sub>	V <sub>CC</sub> = 4.5 V	I <sub>OL</sub> = 12 mA	0.25 0.4		0.25 0.4		V
		I <sub>OL</sub> = 24 mA			0.35 0.5		
I <sub>OZH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.7 V	20		20		μA
I <sub>OZL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 0.4 V	−20		−20		μA
I <sub>I</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 7 V	0.1		0.1		mA
I <sub>IH</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 2.7 V	20		20		μA
I <sub>IL</sub>	V <sub>CC</sub> = 5.5 V,	V <sub>I</sub> = 0.4 V	−0.13		−0.1		mA
I <sub>O</sub> ‡	V <sub>CC</sub> = 5.5 V,	V <sub>O</sub> = 2.25 V	−20	−112	−30	−112	mA
I <sub>CC</sub>	V <sub>CC</sub> = 5.5 V	Outputs high	10	17	10	17	mA
		Outputs low	16	26	16	26	
		Outputs disabled	17	29	17	29	

† All typical values are at  $V_{CC} = 5\text{ V}$ ,  $T_A = 25^\circ\text{C}$ .

‡ The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

**switching characteristics (see Figure 1)**

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX§				UNIT
			SN54ALS580B		SN74ALS580B		
			MIN	MAX	MIN	MAX	
t <sub>PLH</sub>	D	$\overline{Q}$	3	26	3	18	ns
t <sub>PHL</sub>			3	15	3	14	
t <sub>PLH</sub>	LE	$\overline{Q}$	8	29	6	22	ns
t <sub>PHL</sub>			4	22	6	21	
t <sub>PZH</sub>	$\overline{OE}$	$\overline{Q}$	4	25	3	18	ns
t <sub>PZL</sub>			4	21	4	18	
t <sub>PHZ</sub>	$\overline{OE}$	$\overline{Q}$	2	12	1	10	ns
t <sub>PLZ</sub>			3	22	1	15	

§ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# SN54ALS580B, SN74ALS580B, SN74AS580

## OCTAL D-TYPE TRANSPARENT LATCHES

### WITH 3-STATE OUTPUTS

SDAS277 – JANUARY 1995

#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)<sup>†</sup>

Supply voltage, $V_{CC}$	7 V
Input voltage, $V_I$	7 V
Voltage applied to a disabled 3-state output	5.5 V
Operating free-air temperature range, $T_A$ : SN74AS580	0°C to 70°C
Storage temperature range	–65°C to 150°C

<sup>†</sup> Stresses beyond those listed under “absolute maximum ratings” may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under “recommended operating conditions” is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

#### recommended operating conditions

		SN74AS580			UNIT
		MIN	NOM	MAX	
$V_{CC}$	Supply voltage	4.5	5	5.5	V
$V_{IH}$	High-level input voltage	2			V
$V_{IL}$	Low-level input voltage			0.8	V
$I_{OH}$	High-level output current			–15	mA
$I_{OL}$	Low-level output current			48	mA
$t_w^*$	Pulse duration, LE high	2			ns
$t_{su}^*$	Setup time, data before LE↓	2			ns
$t_h^*$	Hold time, data after LE↓	3			ns
$T_A$	Operating free-air temperature	0		70	°C

\* On products compliant to MIL-STD-883, Class B, this parameter is based on characterization data but is not production tested.

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN74AS580			UNIT
		MIN	TYP <sup>‡</sup>	MAX	
$V_{IK}$	$V_{CC} = 4.5$ V, $I_I = -18$ mA			–1.2	V
$V_{OH}$	$V_{CC} = 4.5$ V to 5.5 V, $I_{OH} = -2$ mA	$V_{CC} - 2$			V
	$V_{CC} = 4.5$ V, $I_{OH} = -15$ mA	2.4	3.3		
$V_{OL}$	$V_{CC} = 4.5$ V, $I_{OL} = 48$ mA		0.33	0.5	V
$I_{OZH}$	$V_{CC} = 5.5$ V, $V_O = 2.7$ V			50	μA
$I_{OZL}$	$V_{CC} = 5.5$ V, $V_O = 0.4$ V			–50	μA
$I_I$	$V_{CC} = 5.5$ V, $V_I = 7$ V			0.1	mA
$I_{IH}$	$V_{CC} = 5.5$ V, $V_I = 2.7$ V			20	μA
$I_{IL}$	$V_{CC} = 5.5$ V, $V_I = 0.4$ V			–0.5	mA
$I_{O}^{\S}$	$V_{CC} = 5.5$ V, $V_O = 2.25$ V	–30		–112	mA
$I_{CC}$	$V_{CC} = 5.5$ V	Outputs high		62	mA
		Outputs low		65	
		Outputs disabled		71	

<sup>‡</sup> All typical values are at  $V_{CC} = 5$  V,  $T_A = 25^\circ\text{C}$ .

<sup>\S</sup> The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current,  $I_{OS}$ .

SN54ALS580B, SN74ALS580B, SN74AS580  
OCTAL D-TYPE TRANSPARENT LATCHES  
WITH 3-STATE OUTPUTS

SDAS277 – JANUARY 1995

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V <sub>CC</sub> = 4.5 V to 5.5 V, C <sub>L</sub> = 50 pF, R1 = 500 Ω, R2 = 500 Ω, T <sub>A</sub> = MIN to MAX†		UNIT
			SN74AS580		
			MIN	MAX	
t <sub>PLH</sub>	D	$\overline{Q}$	3	7.5	ns
t <sub>PHL</sub>			3	7	
t <sub>PLH</sub>	LE	$\overline{Q}$	5	9	ns
t <sub>PHL</sub>			4	8	
t <sub>PZH</sub>	$\overline{OE}$	$\overline{Q}$	2	6.5	ns
t <sub>PZL</sub>			4	9.5	
t <sub>PHZ</sub>	$\overline{OE}$	$\overline{Q}$	2	6.5	ns
t <sub>PLZ</sub>			2	7	

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

# SN54ALS580B, SN74ALS580B, SN74AS580 OCTAL D-TYPE TRANSPARENT LATCHES WITH 3-STATE OUTPUTS

SDAS277 – JANUARY 1995

## PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A.  $C_L$  includes probe and jig capacitance.  
 B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.  
 C. When measuring propagation delay items of 3-state outputs, switch S1 is open.  
 D. All input pulses have the following characteristics:  $PRR \leq 1$  MHz,  $t_r = t_f = 2$  ns, duty cycle = 50%.  
 E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
84012022A	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
8401202RA	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
8401202SA	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC
SN54ALS580BJ	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SN74ALS580BDW	ACTIVE	SOIC	DW	20	25	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS580BDWR	ACTIVE	SOIC	DW	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-250C-1 YEAR/ Level-1-235C-UNLIM
SN74ALS580BN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	Level-NC-NC-NC
SN74ALS580BN3	OBSOLETE	PDIP	N	20		None	Call TI	Call TI
SN74ALS580BNSR	ACTIVE	SO	NS	20	2000	Pb-Free (RoHS)	CU NIPDAU	Level-2-260C-1 YEAR/ Level-1-235C-UNLIM
SN74AS580DW	OBSOLETE	SOIC	DW	20		None	Call TI	Call TI
SN74AS580DWR	OBSOLETE	SOIC	DW	20		None	Call TI	Call TI
SN74AS580N	OBSOLETE	PDIP	N	20		None	Call TI	Call TI
SNJ54ALS580BFBK	ACTIVE	LCCC	FK	20	1	None	Call TI	Level-NC-NC-NC
SNJ54ALS580BJ	ACTIVE	CDIP	J	20	1	None	Call TI	Level-NC-NC-NC
SNJ54ALS580BW	ACTIVE	CFP	W	20	1	None	Call TI	Level-NC-NC-NC

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - May not be currently available - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**None:** Not yet available Lead (Pb-Free).

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean "Pb-Free" and in addition, uses package materials that do not contain halogens, including bromine (Br) or antimony (Sb) above 0.1% of total product weight.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.