

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS


SDLS156 - MARCH 1974 - REVISED MARCH 1988

- Multiplexed Inputs/Outputs Provide Improved Bit Density
- Four Modes of Operations:
 

Hold (Store)	Shift Left
Shift Right	Load Data
- Operates with Outputs Enabled or at High Z
- 3-State Outputs Drive Bus Lines Directly
- Can Be Cascaded for N-Bit Word Lengths
- SN54LS323 and SN74LS323 Are Similar But Have Synchronous Clear

SN54LS299, SN54S299 . . . J OR W PACKAGE  
SN74LS299, SN74S299 . . . DW OR N PACKAGE

(TOP VIEW)




- Applications:
  - Stacked or Push-Down Registers
  - Buffer Storage, and Accumulator Registers

TYPE	GUARANTEED SHIFT (CLOCK) FREQUENCY	TYPICAL POWER DISSIPATION
'LS299	25 MHz	175 mW
'S299	50 MHz	700 mW

SN54LS299, SN54S299 . . . FK PACKAGE

(TOP VIEW)



## description

These Schottky TTL eight-bit universal registers feature multiplexed inputs/outputs to achieve full eight-bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, high. This places the three-state outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are enabled or off.

FUNCTION TABLE

MODE	INPUTS						INPUTS/OUTPUTS								OUTPUTS			
	CLR	FUNCTION SELECT		OUTPUT CONTROL		CLK	SERIAL SL	SR	A/QA	B/QB	C/QC	D/QD	E/QE	F/QF	G/QG	H/QH	QA'	QH'
		S1	S0	G1†	G2†													
Clear	L	X	L	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	L	X	L	L	X	X	X	L	L	L	L	L	L	L	L	L	L
	L	H	H	X	X	X	X	X	X	X	X	X	X	X	X	X	X	X
Hold	H	L	L	L	L	X	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
	H	X	X	L	L	L	X	X	QA0	QB0	QC0	QD0	QE0	QF0	QG0	QH0	QA0	QH0
Shift Right	H	L	H	L	L	†	X	H	H	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	H	QH <sub>n</sub>
	H	L	H	L	L	†	X	L	L	QA <sub>n</sub>	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	L	QH <sub>n</sub>
Shift Left	H	H	L	L	L	†	H	X	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	QH <sub>n</sub>	H	QB <sub>n</sub>	H
	H	H	L	L	L	†	L	X	QB <sub>n</sub>	QC <sub>n</sub>	QD <sub>n</sub>	QE <sub>n</sub>	QF <sub>n</sub>	QG <sub>n</sub>	QH <sub>n</sub>	L	QB <sub>n</sub>	L
Load	H	H	H	X	X	†	X	X	a	b	c	d	e	f	g	h	a	h

† When one or both output controls are high the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected.

a . . . h = the level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

PRODUCTION DATA information is current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

Copyright © 1988, Texas Instruments Incorporated

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS


SDLS156 – MARCH 1974 – REVISED MARCH 1988

logic symbol†



† This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, J, N, and W packages.

logic diagram (positive logic)



Pin numbers shown are for DW, J, N, and W packages.




POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1)	7 V
Input voltage	7 V
Off-state output voltage	5.5 V
Operating free-air temperature range: SN54LS299	$-55^{\circ}\text{C}$ to $125^{\circ}\text{C}$
SN74LS299	$0^{\circ}\text{C}$ to $70^{\circ}\text{C}$
Storage temperature	$-65^{\circ}\text{C}$ to $150^{\circ}\text{C}$

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54LS299			SN74LS299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$Q_A$ thru $Q_H$			-1			-2.6	mA
	$Q_{A'}$ or $Q_{H'}$			-0.4			-0.4	
Low-level output current, $I_{OL}$	$Q_A$ thru $Q_H$			12			24	mA
	$Q_{A'}$ or $Q_{H'}$			4			8	
Clock frequency, $f_{clock}$		0		20	0		20	MHz
Width of clock pulse, $t_w(\text{clock})$	Clock high	30			30			ns
	Clock low	18			10			
Width of clear pulse, $t_w(\text{clear})$	Clear low	25			20			ns
Setup time, $t_{su}$	Select	35†			35†			ns
	High-level data†	20†			20†			
	Low-level data†	20†			20†			
	Clear inactive-state	24†			20†			
Hold time, $t_h$	Select	10†			10†			ns
	Data†	3†			0†			
Operating free-air temperature, $T_A$		-55		125	0		70	$^{\circ}\text{C}$

† Data includes the two serial inputs and the eight input/output data lines.



# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	SN54LS299		SN74LS299		UNIT			
			MIN	TYP‡	MAX	MIN		TYP‡	MAX	
$V_{IH}$	High-level input voltage		2		2		V			
$V_{IL}$	Low-level input voltage			0.7		0.8	V			
$V_{IK}$	Input clamp voltage	$V_{CC} = \text{MIN}, I_I = -18 \text{ mA}$		-1.5		-1.5	V			
$V_{OH}$	High-level output voltage	$Q_A$ thru $Q_H$	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{ILmax}, I_{OH} = \text{MAX}$	2.4	3.2	2.4	3.1	V		
		$Q_A'$ or $Q_H'$		2.5	3.4	2.7	3.4			
$V_{OL}$	Low-level output voltage	$Q_A$ thru $Q_H$	$V_{CC} = \text{MIN}, V_{IH} = 2 \text{ V}, V_{IL} = V_{ILmax}$	$I_{OL} = 12 \text{ mA}$	0.25	0.4	0.25	0.4	V	
				$I_{OL} = 24 \text{ mA}$			0.35	0.5		
		$Q_A'$ or $Q_H'$		$I_{OL} = 4 \text{ mA}$	0.25	0.4	0.25	0.4		
				$I_{OL} = 8 \text{ mA}$			0.35	0.5		
$I_{OZH}$	Off-state output current, high-level voltage applied	$Q_A$ thru $Q_H$	$V_{CC} = \text{MAX}, V_O = 2.7 \text{ V}, V_{IH} = 2 \text{ V}$		40		40	$\mu\text{A}$		
$I_{OZL}$	Off-state output current, low-level voltage applied	$Q_A$ thru $Q_H$	$V_{CC} = \text{MAX}, V_O = 0.4 \text{ V}, V_{IH} = 2 \text{ V}$		-400		-400	$\mu\text{A}$		
$I_I$	Input current at maximum input voltage	S0, S1	$V_{CC} = \text{MAX}$	$V_I = 7 \text{ V}$		200		200	$\mu\text{A}$	
		A thru H		$V_I = 5.5 \text{ V}$		100		100		
		Any other		$V_I = 7 \text{ V}$		100		100		
$I_{IH}$	High-level input current	A thru H, S0, S1	$V_{CC} = \text{MAX}, V_I = 2.7 \text{ V}$		40		40	$\mu\text{A}$		
		Any other			20		20			
$I_{IL}$	Low-level input current	S0, S1	$V_{CC} = \text{MAX}, V_I = 0.4 \text{ V}$		-0.8		-0.8	mA		
		Any other			-0.4		-0.4			
$I_{OS}$	Short-circuit output current§	$Q_A$ thru $Q_H$	$V_{CC} = \text{MAX}$		-30		-130	mA		
		$Q_A'$ or $Q_H'$			-20		-100			
$I_{CC}$	Supply current		$V_{CC} = \text{MAX}$		33	53		33	53	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$ .

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics,  $V_{CC} = 5 \text{ V}, T_A = 25^\circ\text{C}$

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
$f_{max}$			See Note 2	20	35		MHz
$t_{PLH}$	CLK	$Q_A'$ or $Q_H'$	$R_L = 2 \text{ k}\Omega, C_L = 15 \text{ pF}$		22	33	ns
$t_{PHL}$					26	39	
$t_{PHL}$	$\overline{\text{CLR}}$	$Q_A'$ or $Q_H'$			27	40	ns
$t_{PLH}$	CLK	$Q_A$ thru $Q_H$	$R_L = 665 \Omega, C_L = 45 \text{ pF}$		17	25	ns
$t_{PHL}$					26	39	
$t_{PHL}$	$\overline{\text{CLR}}$	$Q_A$ thru $Q_H$			26	40	ns
$t_{PZH}$	$\overline{G1}, \overline{G2}$	$Q_A$ thru $Q_H$			13	21	ns
$t_{PZL}$					19	30	
$t_{PHZ}$	$\overline{G1}, \overline{G2}$	$Q_A$ thru $Q_H$	$R_L = 665 \Omega, C_L = 5 \text{ pF}$		10	20	ns
$t_{PLZ}$					10	15	

¶  $f_{max}$  = maximum clock frequency

$t_{PLH}$  = propagation delay time, low-to-high-level output

$t_{PHL}$  = propagation delay time, high-to-low-level output

$t_{PZH}$  = output enable time to high level

$t_{PZL}$  = output enable time to low level

$t_{PHZ}$  = output disable time from high level

$t_{PLZ}$  = output disable time from low level

NOTE 2: For testing  $f_{max}$ , all outputs are loaded simultaneously, each with  $C_L$  and  $R_L$  as specified for the propagation times. Load circuits and voltage waveforms are shown in Section 1.





POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

## schematics of inputs and outputs



## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, $V_{CC}$ (see Note 1) .....	7 V
Input voltage .....	5.5 V
Off-state output voltage .....	5.5 V
Operating free-air temperature range: SN54S299 (See Note 1) .....	-55 °C to 125 °C
SN74S299 .....	0 °C to 70 °C
Storage temperature range .....	-65 °C to 150 °C

NOTE 1: Voltage values are with respect to network ground terminal.

## recommended operating conditions

		SN54S299			SN74S299			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
Supply voltage, $V_{CC}$		4.5	5	5.5	4.75	5	5.25	V
High-level output current, $I_{OH}$	$Q_A$ thru $Q_H$			-2			-6.5	mA
	$Q_{A'}$ or $Q_{H'}$			-0.5			-0.5	
Low-level output current, $I_{OL}$	$Q_A$ thru $Q_H$			20			20	mA
	$Q_{A'}$ or $Q_{H'}$			6			6	
Clock frequency, $f_{clock}$		0		50	0		50	MHz
Width of clock pulse, $t_{w(clock)}$	Clock high	10			10			ns
	Clock low	10			10			
Width of clear pulse, $t_{w(clear)}$		10			10			ns
Setup time, $t_{su}$	Select	15 $^\dagger$			15 $^\dagger$			ns
	High-level data $^\dagger$	7 $^\dagger$			7 $^\dagger$			
	Low-level data $^\dagger$	5 $^\dagger$			5 $^\dagger$			
	Clear inactive-state	10 $^\dagger$			10 $^\dagger$			
Hold time, $t_h$	Select	5 $^\dagger$			5 $^\dagger$			ns
	Data $^\dagger$	5 $^\dagger$			5 $^\dagger$			
Operating free-air temperature, $T_A$		-55		125	0		70	°C

$^\dagger$  Data includes the two serial inputs and the eight input/output data lines.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

# SN54LS299, SN54S299, SN74LS299, SN74S299 8-BIT UNIVERSAL SHIFT/STORAGE REGISTERS

SDLS156 – MARCH 1974 – REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS†	MIN	TYP‡	MAX	UNIT
V <sub>IH</sub>	High-level input voltage		2			V
V <sub>IL</sub>	Low-level input voltage				0.8	V
V <sub>IK</sub>	Input clamp voltage	V <sub>CC</sub> = MIN, I <sub>I</sub> = -18 mA			-1.2	V
V <sub>OH</sub>	High-level output voltage	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V,	2.4	3.2	V
		Q <sub>A</sub> ' or Q <sub>H</sub> '	V <sub>IL</sub> = 0.8 V, I <sub>OH</sub> = MAX	2.7	3.4	
V <sub>OL</sub>	Low-level output voltage	V <sub>CC</sub> = MIN, V <sub>IH</sub> = 2 V, V <sub>IL</sub> = 0.8 V, I <sub>OL</sub> = MAX			0.5	V
I <sub>OZH</sub>	Off-state output current, high-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub> , V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 2.4 V			100	μA
I <sub>OZL</sub>	Off-state output current, low-level voltage applied	Q <sub>A</sub> thru Q <sub>H</sub> , V <sub>CC</sub> = MAX, V <sub>IH</sub> = 2 V, V <sub>O</sub> = 0.5 V			-250	μA
I <sub>I</sub>	Input current at maximum input voltage	V <sub>CC</sub> = MAX, V <sub>I</sub> = 5.5 V			1	mA
I <sub>IH</sub>	High-level input current	A thru H, S0, S1	V <sub>CC</sub> = MAX, V <sub>I</sub> = 2.7 V		100	μA
		Any other			50	
I <sub>IL</sub>	Low-level input current	CLK or CLR	V <sub>CC</sub> = MAX, V <sub>I</sub> = 0.5 V		-2	mA
		S0, S1			-500	μA
		Any other			-250	μA
I <sub>OS</sub>	Short-circuit output current §	Q <sub>A</sub> thru Q <sub>H</sub>	V <sub>CC</sub> = MAX		-40	mA
		Q <sub>A</sub> ' or Q <sub>H</sub> '			-100	
I <sub>CC</sub>	Supply current	V <sub>CC</sub> = MAX		140	225	mA

† For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

‡ All typical values are at V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C.

§ Not more than one output should be shorted at a time and duration of the short-circuit should not exceed one second.

switching characteristics, V<sub>CC</sub> = 5 V, T<sub>A</sub> = 25°C

PARAMETER¶	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	TYP	MAX	UNIT
f <sub>max</sub>			See Note 2	50	70		MHz
t <sub>PLH</sub>	CLK	Q <sub>A</sub> ' or Q <sub>H</sub> '	R <sub>L</sub> = 1 kΩ, C <sub>L</sub> = 15 pF		12	20	ns
t <sub>PHL</sub>					13	20	
t <sub>PHL</sub>	CLR	Q <sub>A</sub> ' or Q <sub>H</sub> '			14	21	ns
t <sub>PLH</sub>	CLK	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 45 pF		15	21	ns
t <sub>PHL</sub>					15	21	
t <sub>PHL</sub>	G1, G2	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 45 pF		16	24	ns
t <sub>PZH</sub>					10	18	
t <sub>PZL</sub>	G1, G2	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 5 pF		12	18	ns
t <sub>PHZ</sub>					7	12	
t <sub>PLZ</sub>	G1, G2	Q <sub>A</sub> thru Q <sub>H</sub>	R <sub>L</sub> = 280 Ω, C <sub>L</sub> = 5 pF		7	12	ns
t <sub>PLZ</sub>					7	12	

¶ f<sub>max</sub> = maximum clock frequency

t<sub>PLH</sub> = Propagation delay time, low-to-high-level output

t<sub>PHL</sub> = Propagation delay time, high-to-low-level output

t<sub>PZH</sub> = output enable time to high level

t<sub>PZL</sub> = output enable time to low level

t<sub>PHZ</sub> = output disable time from high level

t<sub>PLZ</sub> = output disable time from low level

NOTE 2: For testing f<sub>max</sub>, all outputs are loaded simultaneously, each with C<sub>L</sub> and R<sub>L</sub> as specified for the propagation times.

Load circuits and voltage waveforms are shown in Section 1.



POST OFFICE BOX 655303 • DALLAS, TEXAS 75265

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
78024012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
7802401RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
7802401RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
7802401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
7802401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S299DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S299N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54S299FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54S299FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SNJ54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SNJ54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SNJ54S299W	OBSOLETE	CFP	W	20		TBD	Call TI	Call TI
SNJ54S299W	OBSOLETE	CFP	W	20		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. – The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a metal lid.  
 D. The terminals are gold plated.  
 E. Falls within JEDEC MS-004

J (R-GDIP-T\*\*)  
14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)


CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013 variation AC.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002

**PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
78024012A	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
7802401RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
7802401RA	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
7802401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
7802401SA	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SN54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DW	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWE4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299DWG4	ACTIVE	SOIC	DW	20	25	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS299N	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74LS299NE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74S299DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299DW	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299DWR	OBSOLETE	SOIC	DW	20		TBD	Call TI	Call TI
SN74S299N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S299N	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SN74S299N3	OBSOLETE	PDIP	N	20		TBD	Call TI	Call TI
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS299FK	ACTIVE	LCCC	FK	20	1	TBD	POST-PLATE	N / A for Pkg Type
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS299J	ACTIVE	CDIP	J	20	1	TBD	A42	N / A for Pkg Type
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54LS299W	ACTIVE	CFP	W	20	1	TBD	Call TI	N / A for Pkg Type
SNJ54S299FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54S299FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
SNJ54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SNJ54S299J	OBSOLETE	CDIP	J	20		TBD	Call TI	Call TI
SNJ54S299W	OBSOLETE	CFP	W	20		TBD	Call TI	Call TI
SNJ54S299W	OBSOLETE	CFP	W	20		TBD	Call TI	Call TI

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

**LIFEBUY:** TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

**PREVIEW:** Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <http://www.ti.com/productcontent> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

**Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. – The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

FK (S-CQCC-N\*\*)

LEADLESS CERAMIC CHIP CARRIER


28 TERMINAL SHOWN




- NOTES: A. All linear dimensions are in inches (millimeters).  
 B. This drawing is subject to change without notice.  
 C. This package can be hermetically sealed with a metal lid.  
 D. The terminals are gold plated.  
 E. Falls within JEDEC MS-004

J (R-GDIP-T\*\*)  
14 LEADS SHOWN

CERAMIC DUAL IN-LINE PACKAGE



DIM \ PINS **	14	16	18	20
A	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC	0.300 (7,62) BSC
B MAX	0.785 (19,94)	.840 (21,34)	0.960 (24,38)	1.060 (26,92)
B MIN	—	—	—	—
C MAX	0.300 (7,62)	0.300 (7,62)	0.310 (7,87)	0.300 (7,62)
C MIN	0.245 (6,22)	0.245 (6,22)	0.220 (5,59)	0.245 (6,22)




4040083/F 03/03

- NOTES:
- All linear dimensions are in inches (millimeters).
  - This drawing is subject to change without notice.
  - This package is hermetically sealed with a ceramic lid using glass frit.
  - Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
  - Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F20)


CERAMIC DUAL FLATPACK



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. This package can be hermetically sealed with a ceramic lid using glass frit.
  - D. Index point is provided on cap for terminal identification only.
  - E. Falls within Mil-Std 1835 GDFP2-F20

DW (R-PDSO-G20)

PLASTIC SMALL-OUTLINE PACKAGE




- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
  - D. Falls within JEDEC MS-013 variation AC.

N (R-PDIP-T\*\*)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- NOTES:
- A. All linear dimensions are in inches (millimeters).
  - B. This drawing is subject to change without notice.
  - Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
  - The 20 pin end lead shoulder width is a vendor option, either half or full width.

4040049/E 12/2002