

August 1986 Revised May 2000

DM74S299

3-STATE 8-Bit Universal Shift/Storage Register

General Description

This Schottky TTL eight-bit universal register features multiplexed inputs/outputs to achieve full eight bit data handling in a single 20-pin package. Two function-select inputs and two output-control inputs can be used to choose the modes of operation listed in the function table.

Synchronous parallel loading is accomplished by taking both function-select lines, S0 and S1, HIGH. This places the 3-STATE outputs in a high-impedance state, which permits data that is applied on the input/output lines to be clocked into the register. Reading out of the register can be accomplished while the outputs are enabled in any mode. A direct overriding input is provided to clear the register whether the outputs are ENABLED or OFF.

Features

- Multiplexed inputs/outputs provide improved bit density
- Four modes of operation:


Hold (Store) Shift Left
Shift Right Load Data

- 3-STATE outputs drive bus lines directly
- Can be cascaded for N-bit word lengths
- Operates with outputs enabled or at high Z
- Guaranteed shift (clock) frequency 50 MHz
- Typical power dissipation 700 mW

Ordering Code:

Order Number	Package Number	Package Description
DM74S299N	N20A	20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide

Connection Diagram




Function Table

				Inp	uts						In	puts/0	Outpu	ts			Out	puts
Mode	Clear	Function Selec			put itrol	Clock	Serial		A/Q _A	B/Q _B	C/Q _C	D/Q _D	E/Q _E	F/Q _F	G/Q _G	H/Q _H	$Q_{\mathbf{A}'}$	Q _{H′}
		S1	S0	G1 (Note 1)	G2 (Note 1)		SL	SR										
Clear	L	Х	L	L	L	Χ	Χ	Х	L	L	L	L	L	L	L	L	L	L
	L	L	Χ	L	L	Х	Χ	Χ	L	L	L	L	L	L	L	L	L	L
Hold	Н	L	L	L	L	Χ	Χ	Х	Q_{A0}	Q_{B0}	Q_{C0}	Q_{D0}	Q_{E0}	Q_{F0}	Q_{G0}	Q _{H0}	Q_{A0}	Q_{H0}
	Н	Χ	Χ	L	L	L	Χ		Q_{A0}						Q_{G0}	Q_{H0}	Q_{A0}	Q_{H0}
Shift Right	Н	L	Н	L	L	1	Х	Н	Н	Q _{An}	Q _{Bn}	Q _{Cn}	Q _{Dn}	Q _{En}	Q _{Fn}	Q_{Gn}	Н	Q_{Gn}
	Н	L	Н	L	L	1	Χ	L	L	\mathbf{Q}_{An}	Q_{Bn}	Q_Cn	Q_Dn	Q_{En}	Q_{Fn}	Q_Gn	L	Q_Gn
Shift Left	Н	Н	L	L	L	1	Н	Χ				Q _{En}	Q _{Fn}	Q_{Gn}	Q _{Hn}	Н	Q _{Bn}	
	Н	Н	L	L	L	1	L	Χ	Q_{Bn}	\mathbf{Q}_{Cn}	Q_{Dn}	Q_{En}	Q_{Fn}	Q_Gn	Q_{Hn}	L	Q_{Bn}	L
Load	Н	Н	Н	Х	Х	1	Χ	Χ	а	b	С	d	е	f	g	h	а	h

a...h = The level of the steady-state input at inputs A through H, respectively. These data are loaded into the flip-flops while the flip-flop outputs are isolated from the input/output terminals.

Note 1: When one or both output controls are HIGH the eight input/output terminals are disabled to the high-impedance state; however, sequential operation or clearing of the register is not affected

Logic Diagram



H = HIGH Level

L = LOW Logic Level X = Either LOW or HIGH Logic Level

 $Q_{A0}...Q_{H0}$ = The output logic level of Q_X before the indicated input conditions were established.

 $Q_{An}...Q_{Hn}$ = The output logic level before the active transition (1) of the clock input.

Absolute Maximum Ratings(Note 2)

Supply Voltage 7V Input Voltage 5.5V Operating Free Air Temperature Range $0^{\circ}\text{C to } +70^{\circ}\text{C}$ Storage Temperature Range $-65^{\circ}\text{C to } +150^{\circ}\text{C}$

Note 2: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the Electrical Characteristics tables are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Recommended Operating Conditions

Symbol	Parameter		Min	Nom	Max	Units
V _{CC}	Supply Voltage	4.75	5	5.25	V	
V _{IH}	HIGH Level Input Voltage	2			V	
V _{IL}	LOW Level Input Voltage				0.8	V
I _{OH}	HIGH Level Output Current (QA thru Q	۱)			-6.5	mA
	HIGH Level Output Current (QA', QH')			-0.5	IIIA	
I _{OL}	LOW Level Output Current (Q _A thru Q _H)			20	mA
	HIGH Level Output Current (QA', QH')				6	IIIA
f _{CLK}	Clock Frequency (Note 3)		0	70	50	MHz
f _{CLK}	Clock Frequency (Note 4)		0	60	40	MHz
t _W	Pulse Width (Note 5)	Clock HIGH	10			
		Clock LOW	10			ns
		Clear LOW	10			
t _{SU}	Setup Time (Note 6)(Note 5)(Note 7)	Select	15↑			
		Data HIGH	7↑			ns
		Data LOW	5↑			
t _H	Hold Time (Note 5)(Note 7)	•	5↑			ns
t _{REL}	Clear Release Time (Note 5)		10↑			ns
T _A	Free Air Operating Temperature		0		70	°C

Note 3: $C_L = 15 \text{ pF}, R_L = 280\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$

Note 4: $C_L = 50 \text{ pF}, R_L = 280\Omega, T_A = 25^{\circ}\text{C} \text{ and } V_{CC} = 5\text{V}.$

Note 5: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 6: The symbol (\uparrow) indicates the rising edge of the clock pulse is used for reference.

Note 7: Data includes the two serial inputs and the eight input/output data lines.

Electrical Characteristics

over recommended operating free air temperature (unless otherwise noted)

Symbol	Parameter	Conditions	Conditions			Max	Units	
V _I	Input Clamp Voltage	$V_{CC} = Min, I_I = -18 \text{ mA}$				-1.2	V	
V _{OH}	HIGH Level	V _{CC} = Min, I _{OH} = Max	Q _A thru Q _H	2.4	3.2		V	
	Output Voltage	$V_{IL} = Max, V_{IH} = Min$	$Q_{A'}, Q_{H'}$	2.7	3.4		V	
V _{OL}	LOW Level	V _{CC} = Min, I _{OL} = Max			0.5	V		
	Output Voltage	$V_{IH} = Min, V_{IL} = Max$					v	
I	Input Current @ Max Input Voltage	$V_{CC} = Max, V_I = 5.5V$				1	mA	
I _{IH}	HIGH Level	V _{CC} = Max	A thru H,			100		
	Input Current	$V_I = 2.7V$	S0, S1				μΑ	
			Any Other			50		
I _{IL}	LOW Level	V _{CC} = Max	Clock, Clear			-2		
	Input Current	$V_I = 0.5V$	S0, S1			-0.5	mA	
			Other			-0.25		
I _{OZH}	Off-State Output Current with	$V_{CC} = Max, V_O = 2.4V$	<u> </u>					
	HIGH Level Output Voltage	$V_{IH} = Min, V_{IL} = Max$				100	μΑ	
	Applied (Q _A thru Q _H)							
I _{OZL}	Off-State Output Current with	$V_{CC} = Max, V_O = 0.5V$						
	LOW Level Output Voltage	$V_{IH} = Min, V_{IL} = Max$				-250	μΑ	
	Applied (Q _A thru Q _H)							
I _{OS}	Short Circuit Output	V _{CC} = Max		-40		-100		
	Current (Q _A thru Q _H)	(Note 10)		-40		-100	^	
	Short Circuit Output	V _{CC} = Max		20		100	mA	
	Current (Q _{A'} , Q _{H'})	(Note 10)		-20		-100		
I _{CC}	Supply Current	V _{CC} = Max			140	225	mA	

Note 8: $T_A = 25^{\circ}C$ and $V_{CC} = 5V$.

Note 9: All typicals are at $V_{CC} = 5V$, $T_A = 25^{\circ}C$.

Note 10: Not more than one output should be shorted at a time, and the duration should not exceed one second.

Switching Characteristics


at $V_{CC}=5V$ and T_A = $25^{\circ}C$ (See Section 1 for Test Waveforms and Output Load)

Symbol	Parameter	From (Input)	C _L =	15 pF	C _L =	Units	
		To (Output)	Min	Max	Min	Max	
f _{MAX}	Maximum Clock Frequency	(Note 13)	50		40		MHz
t _{PLH}	Propagation Delay Time	Clock to Q _{A'} or Q _{H'}		20		22	ns
	LOW-to-HIGH Level Output (Note 12)			20		22	115
t _{PHL}	Propagation Delay Time	Clock to Q _A ' or Q _H '		20		23	ns
	HIGH-to-LOW Level Output (Note 12)			20		25	110
t _{PLH}	Propagation Delay Time	Clock to Q _A thru Q _H				21	ns
	LOW-to-HIGH Level Output						110
t _{PHL}	Propagation Delay Time	Clock to Q _A thru Q _H				21	ns
	HIGH-to-LOW Level Output						110
t _{PHL}	Propagation Delay Time	Clear to Q _{A'} or Q _{H'}		21		24	ns
	HIGH-to-LOW Level Output (Note 12)			2.		2-7	110
t _{PHL}	Propagation Delay Time	Clear to Q _A thru Q _H				24	ns
	HIGH-to-LOW Level Output					2-7	110
t _{PZH}	Output Enable Time to HIGH Level Output	G1, G2 to Q _A thru Q _H				18	ns
t _{PZL}	Output Enable Time to LOW Level Output	G1, G2 to Q _A thru Q _H				18	ns
t _{PHZ}	Output Disable Time to HIGH Level Output (Note 11)	G1, G2 to Q _A thru Q _H		12			ns
t _{PLZ}	Output Disable Time to LOW Level Output (Note 11)	G1, G2 to Q _A thru Q _H		12			ns

Note 11: $C_L = 5 \text{ pF.}$

Note 12: $R_L = 1 K \Omega$ for delays measured to ${\bf Q}_{A'}$ and ${\bf Q}_{H'}.$

Note 13: For testing $f_{\mbox{\scriptsize MAX}}$ all outputs are loaded simultaneously.



20-Lead Plastic Dual-In-Line Package (PDIP), JEDEC MS-001, 0.300 Wide Package Number N20A

Fairchild does not assume any responsibility for use of any circuitry described, no circuit patent licenses are implied and Fairchild reserves the right at any time without notice to change said circuitry and specifications.

LIFE SUPPORT POLICY

FAIRCHILD'S PRODUCTS ARE NOT AUTHORIZED FOR USE AS CRITICAL COMPONENTS IN LIFE SUPPORT DEVICES OR SYSTEMS WITHOUT THE EXPRESS WRITTEN APPROVAL OF THE PRESIDENT OF FAIRCHILD SEMICONDUCTOR CORPORATION. As used herein:

- Life support devices or systems are devices or systems which, (a) are intended for surgical implant into the body, or (b) support or sustain life, and (c) whose failure to perform when properly used in accordance with instructions for use provided in the labeling, can be reasonably expected to result in a significant injury to the user.
- A critical component in any component of a life support device or system whose failure to perform can be reasonably expected to cause the failure of the life support device or system, or to affect its safety or effectiveness.

www.fairchildsemi.com