SN54HC664, SN54HC665, SN74HC664, SN74HC665 OCTAL BUS TRANSCEIVERS WITH PARITY

 Bus Transceivers with Inverting Outputs ('HC664) or True Outputs ('HC665)

- Generates a Parity Bit for A Bus and B Bus
- Easily Cascadable
- Internal Active Pull-Ups and Pull-Downs
- High-Current 3-State Outputs Can Drive Up to 15 LSTTL Loads
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

These octal bus transceivers are designed for asynchronous, bidirectional communication between data buses. The devices transmit data from the A Bus to the B Bus or from the B Bus to the A Bus, depending on the level at the direction control input, DIR. The enable input \overline{G} , can be used to disable the device so that the buses are isolated. These devices will also generate parity outputs, APO and BPO, which reflect the number of high levels at the A Bus and B Bus, respectively, taking into account the parity inputs API and BPI.


The bidirectional I/O ports feature active circuitry on the input stage that, when the output shared by that pin is disabled, will maintain the input in the last state taken by the output. This state will be maintained until changed by the activity on

SN54HC664, SN54HC665 T PACKAGE SN74HC664, SN74HC665 DW OR NT PACKAGE (TOP VIEW)

ARCH 1984-REVISED SEPTEMBER 1987



SN54HC664, SN54HC665 . FK PACKAGE



NC-No internal connection

the bus. The advantage of this arrangement is that when all outputs on the bus are disabled, the inputs will be prevented from floating, resulting in minimum power dissipation and minimum susceptibility to noise. This eliminates any need for external pull-up or pull-down resistors. The parity inputs API and BPI have similar circuitry. For futher information, see the Typical Application Data.

The SN54HC664 and SN54HC665 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The SN74HC664 and SN74HC665 are characterized for operation from $-40\,^{\circ}$ C to 85 °C.

PRODUCTION DATA documents contain information current as of publication data. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.



Copyright © 1984, Texas Instruments Incorporated

2-615

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

CI	INI	CT	ON	TA	R١	F

	TROL	NUMBER OF HIGH	NUMBER OF HIGH	ООТ	PUTS	OPERA	ERATION			
G	UTS	INPUTS ON A BUS AND API	INPUTS ON B BUS AND BPI	APO	вро	НС664	′HC665			
		х	0, 2, 4, 6, 8	Z	Н	B Data to A Bus	B Data to A Bus			
L	L	X	1, 3, 5, 7, 9	Z	L	B Data to A Bus	D Data to A Bus			
		0, 2, 4, 6, 8	X	Н	Z	Ā Data to B Bus	A Data to B Bus			
L	Н	1, 3, 5, 7, 9	X	L	Z	A Data to B Bus	A Data to B Bus			
Н	X	×	×	Z	Z	Isolation	Isolation			

N HCMOS Devices

logic symbols†


'HC665 'HC664 <u>G (23)</u> G (23) G3 DIR (1) DIR (1) 3EN1 [BA] 3EN1 [BA] 3EN2 [AB] 3EN2 [AB] (<u>22)</u> B1 A1 (2) Z21/ ٥ ٥ Z21/ 2 🗸 /Z11 D 2 🗸 (21) B2 /Z11 ٥ (21) B2 A2 (3) A2 (3) Z22/ **V**1 ٥ **Q**1 ٥ Z22/ /Z12 2 ▽ ٥ (20) B3 /Z12 2 ▽ (20) B3 A3 (4) A3 (4) (<u>19)</u> B4 (<u>19)</u> B4 A4 (5) (18) _{B5} A5 (6) A5 (6) (17) B6 A6 (7) (<u>17)</u> B6 A6 (7) (<u>16)</u> B7 (16) B7 A7 (8) A7 (8) (<u>15)</u> 88 (15) B8 A8 (9) ₫ Z28/ **▽**1 ٥ Z28/ /Z18 ٥ 2 🗸 /Z18 2 🗸 ٥ (13) APO API (14) API (14) (13) APO 2∇ 2♥ 21 22 12 22 13 23 13 24 25 14 24 15 25 16 26 16 26 27 17 17 27 28 28 18 (<u>10)</u> BPI BPO (11) (10) BPI BPO (11)

2-616



POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

 $^{^\}dagger$ These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for DW, JT, and NT packages.



Pin numbers shown are for DW, JT, and NT packages.



absolute maximum ratings over operating free-air temperature range†

Supply voltage, VCC0.5 V to 7
Input clamp current, IIK (VI < 0 or VI > VCC) ±20 m.
Output clamp current, IOK (VO < 0 or VO > VCC) ±20 m.
Continuous output current, IO (VO = 0 to VCC) ±35 m.
Continuous current through VCC or GND pins
Lead temperature 1,6 mm (1/16 in) from case for 60 s: FK or JT package
Lead temperature 1,6 mm (1/16 in) from case for 10 s: DW or NT package 260°
Storage temperature range65°C to 150°

[†]Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			1 -	SN54HC664 SN54HC665			SN74HC664 SN74HC665		
			MIN	NOM	MAX	MIN	NOM	MAX	
Vcc	Supply voltage		2	5	6	2	5	6	٧
		V _{CC} = 2 V	1.5			1.5			
VIH	High-level input voltage	$V_{CC} = 4.5 V$	3.15			3.15			V
		V _{CC} = 6 V	4.2			4.2			
		V _{CC} = 2 V	0		0.3	0		0.3	
V_{IL}	Low-level input voltage	$V_{CC} = 4.5 \text{ V}$	0		0.9	0		0.9	V
		V _{CC} = 6 V	0		1.2	0		1.2	
VI	Input voltage		0		Vcc	0		Vcc	V
٧o	Output voltage		0		Vcc	0		Vcc	V
		V _{CC} = 2 V	0		1000	0		1000	
tt	Input transition (rise and fall) times	$V_{CC} = 4.5 \text{ V}$	0		500	0		500	ns
`	•	V _{CC} = 6 V	0		400	0		400	
TA	Operating free-air temperature		- 55		125	- 40		85	°C



electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PA	RAMETER	TEST CONDITIONS	Vcc	TA = 25°C				HC664 HC665	SN74HC664 SN74HC665		UNIT
				MIN TYP MAX 1.9 1.998		MIN	MAX	MIN	MAX	1	
		· · · · -	2 V	1.9	1.998		1.9		1.9		
v_{OH}		$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -20 \mu A$	4.5 V	4.4	4.499		4.4		4.4		
			6 V	5.9	5.999		5.9		5.9		ļ
	All outputs except	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -6$ mA	4.5 V	3.98	4.30		3.7		3.84		V
Vон	APO & BPO	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -7.8$ mA	6 V	5.48	5.80		5.2		5.34		
₹ОН	APO or	$V_I = V_{IH} \text{ or } V_{IL}, I_{OH} = -4 \text{ mA}$	4.5 V	3.98	4.30		3.7		3.84		1
	BPO	$V_I = V_{IH}$ or V_{IL} , $I_{OH} = -5.2$ mA	6 V	5.48	5.80		5.2		5.34]
			2 V		0.002	0.1		0.1		0.1	
v_{OL}		$V_I = V_{IH} \text{ or } V_{IL}, I_{OL} = 20 \mu A$	4.5 V		0.001	0.1		0.1	!	0.1	i
			6 V		0.001	0.1		0.1		0.1	
	All outputs except	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 6$ mA	4.5 V		0.17	0.26		0.4		0.33] v
VOL	APO & BPO	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 7.8$ mA	6 V		0.15	0.26		0.4		0.33	
VOL	APO or	$V_I = V_{IH} \text{ or } V_{IL}, I_{OL} = 4 \text{ mA}$	4.5 V		0.17	0.26		0.4		0.33	
	BPO	$V_I = V_{IH}$ or V_{IL} , $I_{OL} = 5.2$ mA	6 V		0.15	0.26		0.4		0.33	
-	G, DIR, API or BPI	VI = VCC or 0	6 V		± 0.1	± 100	=	± 1000	±	1000	nΑ
loz	A or B	VO = VCC or 0	6 V		±0.01	±0.5		± 10		± 5	μА
Icc		$V_I = V_{CC}$ or 0, $I_O = 0$	6 V			8		160		80	μА
Ci [†]			2 to 6 V		3	10		10		10	pF

 $^{^{\}dagger}$ This parameter, C_{i} , does not apply to I/O ports.



	FROM	то		TA = 25°C		SN54HC664		SN74HC664		UNIT		
PARAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	- 01411	
			2 V		75	150		225		190		
tpd	A or B	B or A	4.5 V		15	30		45	l	38	ns	
·pa			6 V		13	26	l	38		32		
		1	2 V		115	230		345		290		
1	A or B	APO or BPO	4.5 V		23	46		69		58	ns	
^t pd			6 V		20	39		59_		49	<u></u>	
			2 V		77	155		235		195		
t _{pd}	API or	APO or	4.5 V		15	31	l	47		39	ns	
	BPI	BPO	6 V		13	26		40		33		
			2 V		125	255		385		320		
	Ğ or	A or B	4.5 V		25	51	ł	77		64	ns	
^t en	DIR		6 V		22	43		65		54		
		 	2 V		125	255		385		320		
	Ğ or	A or B	4.5 V	}	25	51	i	77		64	ns	
^t dis	DIR		6 V		22	43		65	İ	54		
			2 V		28	60		90		75		
		Any	4.5 V		8	12		18		15	ns	
tţ			6 V		6	10		15		13	<u> </u>	
C _{pd}	Pow	er dissipation capa	citance		No loa	d, T _A =	25°C		Ę	66 pF typ	,	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 150 pF (see Note 1)

	FROM	то		TA = 25°C			SN54	HC664	SN74	UNIT	
PARAMETER	(INPUT)	(OUTPUT)	ycc vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	ONI
			2 V		116	235		355		295	
tpd	A or B	B or A	4.5 V		23	47	i	71		59	ns
·pu			6 V		20	41		60		51	
		<u> </u>	2 V		157	315		475		395	
^t pd	A or B	APO or	4.5 V		31	63	Ì	95	!	79	ns
		BPO	6 V		27	54		81_		68	
		<u> </u>	2 V		120	240		365		300	
t _{pd}	API or BPI		4.5 V	1	24	48		73		60	ns
·pa		BPO	6 V		20	41		62		52	
			2 V	1	170	340		515		425	
t _{en}	Ğ or	A or B	4.5 V		34	68		103		85	ns
·en	DIR		6 V	1	29	58		87		73	
			2 V		37	210		315		265	[
tt		Any	4.5 V	İ	12	42		63		53	ns
٠,		,	6 V	1	10	36		53	l	45	

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



2-620

HCMOS Devices

56 pF typ

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 50 pF (see Note 1)

PARAMETER	FROM	то	\ \v	T _A = 25°C			SN54I	HC665	SN74I	UNIT	
PANAMETER	(INPUT)	(OUTPUT)	VCC	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT
			2 V		70	140		210		175	
^t pd	A or B	B or A	4.5 V	ŀ	14	28		42		35	ns
			6 V	į	12	24		36		30	
		APO or	2 V		115	230		345		290	
^t pd	A or B	BPO	4.5 V		23	46		69		58	ns
			6 V		20	39		59	ļ	49	İ
	API or	APO or	2 V		77	155		235		195	
tpd	BPI	BPO	4.5 V		15	31		47		39	ns
	DEI	Dr O	6 V		13	26		40		33	
	Ū or		2 V		125	255		385		320	
t _{en}	DIR	A or B	4.5 V		25	51		77		64	ns
	DIN .		6 V		22	43		65		54	
	Ğ or		2 V		125	255		385		320	
tdis	DIR	A or B	4.5 V		25	51		77		64	ns
	OIN .		6 V		22	43		65		54	
			2 V		28	60		90		75	
t _t		Any	4.5 V		8	12		18		15	ns
		1	6 V		6	10		15		13	

switching characteristics over recommended operating free-air temperature range (unless otherwise noted), CL = 150 pF (see Note 1)

No load, TA = 25°C

Power dissipation capacitance

Cpd

PARAMETER	FROM	то	W	Τ _Δ	TA = 25°C SN54H		IC665	5 SN74HC665		5		
PANAMETER	(INPUT)	(OUTPUT)	Vcc	MIN	TYP	MAX	MIN	MAX	MIN	MAX	UNIT	
			2 V		112	225		340		280		
t _{pd}	A or B	B or A	4.5 V		22	45		68		56	ns	
			6 V		20	39		58]	49		
		APO or	2 V		157	315		475		395		
t _{pd}	A or B	BPO	4.5 V		31	63		95	1	79	ns	
		Bro	6 V	ļ	27	54	ļ	81		68		
	API or	APO or	2 V	1	120	240		365		300		
t _{pd}	BPI	1 ' 1 ' 1 ' 1 ' 1		4.5 V		24	48		73		60	ns
		ВРО	6 V		20	41		62		52		
	Ū or		2 V		170	340		515		425		
t _{en}	DIR	A or B	4.5 V		34	68		103		85	ns	
	Din		6 V	i	29	58		87		73		
			2 V		37	210		315		265		
t _t		Any	4.5 V		12	42		63		53	ns	
			6 V		10	36		53		45		

NOTE 1: Load circuits and voltage waveforms are shown in Section 1.



TYPICAL APPLICATION DATA

The unique structure used on the I/O ports and the parity inputs of these devices deserves some special consideration (see Figure 1). Only the input structure is shown. The conventional 3-state output structure associated with each I/O port has been omitted to facilitate understanding.




FIGURE 1. INPUT STRUCTURE

The two inverters (G1 and G2) have a transmission gate (TG1) connected in a feedback loop around them. This transmission gate is connected in an unusual fashion, that is, with the gates of both transistors connected to the output of G1. Thus, with the output of G1 at either a high or a low level, one or the other of the transistors will be turned on allowing feedback of the output of G2 to the input of G1. The effect of TG1 is that the input level will be maintained at whatever level existed prior to the bus being disabled or the level currently existing on the bus will be reinforced.

To understand the operation of this input, assume that initially the input is at a low logic level. As the input voltage is raised, TG1 sinks current to attempt to maintain the low level. However, TG1 consists of small geometry transistors and appears resistive as current flows thus allowing the input voltage to rise toward the threshold voltage of G1. When the threshold voltage is reached, G1 changes state causing G2 to change state. G2 then attempts to maintain a high level on the input through TG1. A similar operation occurs when the input voltage is decreased toward the threshold voltage of G1. G2 sources current through TG1 until the threshold is reached.

This characteristic of the input stage has some implications for the input current levels. With the input held at either VCC or GND, there is no voltage across TG1 and negligible input current. However, as the input voltage is raised from GND or lowered from VCC, the input current rises as the voltage across TG1 increases. The input current continues to rise until it reaches a maximum just as the threshold voltage of G1 is reached.

This configuration provides for minimum power dissipation when the bus is inactive (all outputs on the bus in the high-impedance state) and minimum susceptibility to noise on the bus during this time. The increase in input current may go unnoticed as it only occurs during transitions on the bus. Care must be taken when measuring input currents (e.g., at incoming inspection) to ensure that the input voltage is set to the correct value.

The use of these devices for interfacing to 8-, 16-, 24-bit-wide memory arrays with parity is illustrated in Figures 2, 3 and 4.



TYPICAL APPLICATION DATA




FIGURE 2. 8-BIT-WIDE MEMORY ARRAY WITH PARITY




FIGURE 3. 16-BIT-WIDE MEMORY ARRAY WITH PARITY



2-623

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265




FIGURE 4. 24-BIT-WIDE MEMORY ARRAY WITH PARITY

NOTE: The 'HC280 eliminates ripple carry delays associated with Figures 2 and 3. However, in those two cases the delays are probably too small to be of concern.

2-624

HCMOS Devices

