

## DS3896/DS3897 BTL Trapezoidal™ Transceivers

#### **General Description**

These advanced transceivers are specifically designed to overcome problems associated with driving a densely populated backplane, and thus provide significant improvement in both speed and data integrity. Their low output capacitance, low output signal swing and noise immunity features make them ideal for driving low impedance buses with minimum power consumption.

The DS3896 is an octal high speed schottky bus transceiver with common control signals, whereas the DS3897 is a quad device with independent driver input and receiver output pins. The DS3897 has a separate driver disable for each driver and is, therefore, suitable for arbitration lines. On the other hand, the DS3896 provides high package density for data/address lines.

The open collector drivers generate precise trapezoidal waveforms, which are relatively independent of capacitive loading conditions on the outputs. This significantly reduces noise coupling to adjacent lines. In addition, the receivers use a low pass filter in conjunction with a high speed comparator, to further enhance the noise immunity and provide equal rejection to both negative and positive going noise pulses on the bus.

To minimize bus loading, these devices also feature a schottky diode in series with the open collector output that isolates the driver output capacitance in the disabled state. The output low voltage is typically "1V" and the output high level is intended to be 2V. This is achieved by terminating the bus with a pull up resistor to 2V at both ends. The device can drive an equivalent DC load of 18.5 $\Omega$  (or greater) in the above configuration.


These signalling requirements, including a 1 volt signal swing, low output capacitance and precise receiver thresholds are referred to as Bus Transceiver Logic (BTLTM).

#### **Features**

- 8 bit DS3896 transceiver provides high package density
- 4 bit DS3897 transceiver provides separate driver input and receiver output pins
- BTL compatible
- Less than 5 pF output capacitance for minimal bus loading
- 1 Volt bus signal swing reduces power consumption
- Trapezoidal driver waveforms (t<sub>r</sub>, t<sub>f</sub> ≈ 6 ns typical) reduce noise coupling to adjacent lines
- Temperature insensitive receiver thresholds track the bus logic high level to maximize noise immunity in both high and low states
- Guaranteed A.C. specifications on noise immunity and propagation delay over the specified temperature and supply voltage range
- Open collector driver output allows wire-or connection
- Advanced low power schottky technology
- Glitch free power up/down protection on driver and receiver outputs
- TTL compatible driver and control inputs and receiver outputs

D\$3897N, J, M

#### **Logic Diagrams**



D1 1 20 81
R1 2 19 E1
D2 3 18 B2
R2 4 17 E2
Vec 5 16 GND
D3 6 15 B3
R3 7 14 E3
D4 8 13 B4
R4 9 12 E4
TE 10 11 RE

TL/F/8510-2

1-201

TL/F/8510~1

6501126 0070421 967 📼

### Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	6V
Control Input Voltage	5.5 <b>V</b>
Driver Input and Receiver Output	5.5V
Receiver Input and Driver Output	2.5V
Power Dissipation at 70°C N Package	1480 mW
J Package	1250 mW

Storage Temperature Range

Lead Temperature (Soldering, 4 sec.)

# Recommended Operating Conditions

	Min	Max	Units
Supply Voltage, V <sub>CC</sub>	4.75	5.25	٧
Bus Termination Voltage	1.90	2.10	٧
Operating Free Air Temperature	0	70	°C

#### Electrical Characteristics: (Note 2 and 3) (0°C ≤ T<sub>A</sub> ≤ 70°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V unless otherwise specified)

-65°C to +150°C

260°C

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Driver an	d Control Inputs: (An, Dn, En, CD, T/	R, RE, TE)				
V <sub>IH</sub>	Logical "1" Input Voltage		2.0			٧
V <sub>IL</sub>	Logical "0" Input Voltage				0.8	>
կ	Logical "1" Input Current	An = Dn = En = V <sub>CC</sub>			1	mA
I <sub>IH</sub>	Logical "1" Input Current	An = Dn = En = 2.4V			40	μΑ
I <sub>IL</sub>	Logical "0" Input Current	An = Dn = En = 0.4V		-1	-1.6	mA
lic .	Logical "0" Input Current	$CD = T/\overline{R} = \overline{RE} = \overline{TE} = 0.4V$		180	-400	μΑ
V <sub>CL</sub>	Input Diode Clamp Voltage	Iclamp = -12 mA		-0.9	- 1.5	٧
Driver Ou	tput/Receiver Input: (Bn)					
V <sub>OLB</sub>	Low Level Bus Voltage	An = Dn = En = $T/\overline{R}$ = 2V, VL = 2V RL = 18.5 $\Omega$ , CD = $\overline{TE}$ = 0.8V (Figure 1)	0.75	1.0	1.2	٧
I <sub>IHB</sub>	Maximum Bus Current (Power On)	An = Dn = En = 0.8V, V <sub>CC</sub> = 5.25V Bn = 2V		10	100	μΑ
l <sub>ILB</sub>	Maximum Bus Current (Power Off)	An = Dn = En = 0.8V, V <sub>CC</sub> = 0V Bn = 2V			100	μΑ
V <sub>TH</sub>	Receiver Input Threshold	V <sub>CC</sub> = 5V	1.47	1.55	1.62	٧
Receiver	Output: (An, Rn)					
V <sub>OH</sub>	Logical "1" Output Voltage	Bn = 1.2V, $I_{OH} = -400 \mu\text{A}$ CD = $T/\overline{R} = \overline{R}\overline{E} = 0.8V$	2.4	3.2		٧
V <sub>OL</sub>	Logical "0" Output Voltage	Bn = 2V, $I_{OL}$ = 16 mA CD = $T/\overline{R}$ = $\overline{RE}$ = 0.8V		0.35	0.5	٧
los	Output Short Circuit Current	$Bn = 1.2V$ $CD = T/\overline{R} = \overline{RE} = 0.8V$	-20	-70	-100	mA
Icc	Supply Current (DS3896)	V <sub>CC</sub> = 5.25V		90	135	mA
Icc	Supply Current (DS3897)	V <sub>CC</sub> = 5.25V		50	80	mA

Note 1. "Absolute maximum ratings" are those beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristic" provide conditions for actual device operation.

Note 2. All currents into device pins are positive; all currents out of device pins are negative. All voltages are referenced to device ground unless otherwise specified.

Note 3. All typicals are given for  $V_{CC} = 5V$  and  $T_a = 25^{\circ}C$ .

## **DS3896 Switching Characteristics**

(0°C  $\leq$  T\_A  $\leq$  70°C, 4.75V  $\leq$  V\_CC  $\leq$  5.25V unless otherwise specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Driver:			•	•		
t <sub>DLH</sub>	An to Bn	$CD = 0.8V, T/\overline{R} = 2.0V, VL = 2V$	5	9	15	ns
t <sub>DHL</sub>		(Figure 2)	5	9	15	ns
t <sub>DLHC</sub>	CD to Bn	$An = T/\overline{R} = 2.0V, VL = 2V$	5	10	18	ns
<sup>t</sup> DHLC		(Figure 2)	5	12	20	ns
t <sub>DLHT</sub>	T/R to Bn	VCI = An, VC = 5V, (Figure 5)	5	15	25	ns
<sup>t</sup> DHLT		CD = 0.8V, RC = 390 $\Omega$ , CL = 30 pF RL1 = 18 $\Omega$ , RL2 = NC, VL = 2V	5	22	35	ns
t <sub>R</sub>	Driver Output Rise Time	$CD = 0.8V, T/\overline{R} = 2V, VL = 2V$	3	6	10	ns
t <sub>F</sub>	Driver Output Fall Time	(Figure 2)	3	6	10	ns
Receiver:						
t <sub>RLH</sub>	Bn to An	$CD = 0.8V, T/\overline{R} = 0.8V$	5	12	18	ns
t <sub>RHL</sub>		(Figure 3)	5	10	18	ns
<sup>t</sup> RLZC	CD to An	Bn = 2.0V, T/ $\overline{R}$ = 0.8V, CL = 5 pF RL1 = 390 $\Omega$ , RL2 = NC, VL = 5V (Figure 4)	5	10	18	ns
<sup>t</sup> RZLC		Bn = 2.0V, T/ $\overline{R}$ = 0.8V, CL = 30 pF RL1 = 390 $\Omega$ , RL2 = 1.6k, VL = 5V ( <i>Figure 4</i> )	5	8	15	ns
<sup>t</sup> RHZC		Bn = 0.8V, T/ $\overline{R}$ = 0.8V, VL = 0V, RL1 = 390 $\Omega$ , RL2 = NC, CL = 5 pF ( <i>Figure 4</i> )	2	4	8	ns
<sup>t</sup> RZHC		Bn = 0.8V, $T/\overline{R}$ = 0.8V, $VL$ = 0V, RL1 = NC, RL2 = 1.6k, $CL$ = 30 pF ( <i>Figure 4</i> )	3	7	12	пѕ
<sup>t</sup> RLZT	T/R to An	VCI = Bn, VC = 2V, RC = $18\Omega$ , CD = $0.8$ V, VL = $5$ V, RL1 = $390\Omega$ , RL2 = NC, CL = $5$ pF (Figure 5)	5	10	18	ns
<sup>t</sup> RZLT		VCI = Bn, VC = 2V, RC = $18\Omega$ , CD = $0.8$ V, VL = 5V, RL1 = $390\Omega$ , RL2 = $1.6$ k, CL = $30$ pF (Figure 5)	14	24	40	ns
<sup>t</sup> RHZT		$\label{eq:controller} \begin{array}{lll} \text{VCI} = \text{Bn, VC} = \text{0V, RC} = \text{18}\Omega, \\ \text{CD} = \text{0.8V, VL} = \text{0V, RL1} = 390\Omega, \\ \text{RL2} = \text{NC, CL} = 5  \text{pF} & \textit{(Figure 5)} \end{array}$	2	4	8	ns
t <sub>RZHT</sub>		$ \begin{array}{l} {\rm VCI = Bn, VC = 0V, RC = 18\Omega,} \\ {\rm CD = 0.8V, VL = 0V, RL1 = NC} \\ {\rm RL2 = 1.6k, CL = 30  pF} \end{array} $	2	8	15	ns
t <sub>NR</sub>	Receiver Noise Rejection Pulse Width	(Figure 6)	3	6		ns

Note: NC means open

## **DS3897 Switching Characteristics**

(0°C  $\leq$  T<sub>A</sub>  $\leq$  70°C, 4.75V  $\leq$  V<sub>CC</sub>  $\leq$  5.25V unless otherwise specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Driver:						
<sup>t</sup> DLH	Dn, En to Bn	TE = 0.8V, RE = 2.0V, VL = 2V	5	9	15	ns
t <sub>DHL</sub>		(Figure 2	) 5	9	15	ns
t <sub>DLHT</sub>	TE to Bn	An = $\overline{RE}$ = 2.0V, VL = 2V, (Figure 2	) 5	10	18	ns
<sup>t</sup> DHLT		RL1 = 18Ω, RL2 = NC, VL = 2V ( <i>Figure 5</i>	5	12	20	ns
t <sub>R</sub>	Driver Output Rise Time	$CD = 0.8V, T/\overline{R} = 2V, VL = 2V$	3	6	10	ns
tF	Driver Output Fall Time	(Figure 2	) 3	6	10	ns



## **DS3897 Switching Characteristics (Continued)**

(0°C  $\leq$  T\_A  $\leq$  70°C, 4.75V  $\leq$  V\_CC  $\leq$  5.25V unless otherwise specified)

Symbol	Parameter	Conditions	Min	Тур	Max	Units
Receiver:						
t <sub>RLH</sub>	Bn to Rn	$\overline{\text{TE}} = 2.0 \text{V}, \overline{\text{RE}} = 0.8 \text{V}$ (Figure 3)	5	10	18	ns
t <sub>RHL</sub>			5	12	18	ns
<sup>t</sup> RLZR	RE to Rn	Bn = $\overline{\text{TE}}$ = 2V, VL = 5V, CL = 5 pF RL1 = 390 $\Omega$ , RL2 = NC (Figure 4)	5	10	18	ns
t <sub>RZLR</sub>		Bn = $\overline{TE}$ = 2V, VL = 5V, CL = 30 pF RL1 = 390 $\Omega$ , RL2 = 1.6k (Figure 4)	5	8	15	ns
<sup>t</sup> RHZR		Bn = 0.8V, $\overline{TE}$ = 2V, VL = 0V, RL1 = 390 $\Omega$ , RL2 = NC, CL = 5 pF( <i>Figure 4</i> )	2	4	8	ns
<sup>t</sup> RZHR		Bn = 0.8V, TE = 2V, VL = 0V, RL1 = NC, RL2 = 1.6k, CL = 30 pF( <i>Figure 4</i> )	3	7	12	ns
t <sub>NR</sub>	Receiver Noise Rejection Pulse Width	(Figure 6)	3	6		ns
Driver plu	s Receiver:					
t <sub>DRLH</sub>	Dn to Rn	TE = RE = 0.8V (Figure 7)	10	20	30	ns
†DRHL			10	20	30	ns

Note: NC means open





FIGURE 1. Driver Output Low Voltage Test






FIGURE 3. Receiver Propagation Delays






FIGURE 4. Propagation Delay from CD pin to An






Note:  $t_r = t_f \le 5$  ns from 10% to 90%

FIGURE 7. Driver Plus Receiver Delays

## **Typical Application**



TL/F/8510-10