
SDAS246B - DECEMBER 1982 - REVISED FEBRUARY 1997

- Bidirectional Bus Transceivers in High-Density 20-Pin Packages
- Lower-Power Versions of SN74ALS640B and SN74ALS645A
- Package Options Include Plastic Small-Outline (DW) Packages and Standard Plastic (N) 300-mil DIPs

description

These octal bus transceivers are designed for asynchronous two-way communication between data buses. These devices transmit data from the A bus to the B bus or from the B bus to the A bus, depending on the level at the direction-control




(DIR) input. The output-enable (\overline{OE}) input can be used to disable the device so that the buses are effectively isolated. The SN74ALS1640A features inverting logic, while the SN74ALS1645A features noninverting logic.


The SN74ALS1640A and SN74ALS1645A are characterized for operation from 0°C to 70°C.

FUNCTION TABLE

INP	UTS	OPERATION						
ŌĒ	DIR	SN74ALS1640A	SN74ALS1645A					
L	L	B data to A bus	B data to A bus					
L	Н	Ā data to B bus	A data to B bus					
Н	X	Isolation	Isolation					

logic symbols†





† These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.




Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



SDAS246B - DECEMBER 1982 - REVISED FEBRUARY 1997


logic diagrams (positive logic)

SN74ALS1640A



To Seven Other Transceivers

SN74ALS1645A



To Seven Other Transceivers

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V _{CC}	7 V
Input voltage, V _I : All inputs	7 V
I/O ports	5.5 V
Package thermal impedance, θ _{JA} (see Note 1): DW package	97°C/W
N package	67°C/W
Storage temperature range, T _{sto}	65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

			SN74ALS1640A SN74ALS1645A		UNIT	
		MIN	NOM	MAX		
V _C C	Supply voltage	4.5	5	5.5	V	
V _{IH}	High-level input voltage	2			V	
V _{IL}	Low-level input voltage			0.8	V	
IOH	High-level output current			-15	mA	
I _{OL}	Low-level output current			16	mA	
TA	Operating free-air temperature	0		70	°C	



NOTE 1: The package thermal impedance is calculated in accordance with EIA/JEDEC Std JESD51, except for through-hole packages, which use a trace length of zero.

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TES"	TEST CONDITIONS				
VIK		V _{CC} = 4.5 V,	I _I = -18 mA			-1.5	V
		$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V},$	$I_{OH} = -0.4 \text{ mA}$	V _{CC} -2			
Voн		V=== 4.5.V	$I_{OH} = -3 \text{ mA}$	2.4	3.2		V
		V _{CC} = 4.5 V	$I_{OH} = -15 \text{ mA}$	2			
V _{OL}		V45V	$I_{OL} = 8 \text{ mA}$		0.25	0.4	V
		V _{CC} = 4.5 V	I _{OL} = 16 mA		0.35	0.5	1
1.	Control inputs	V	V _I = 7 V			0.1	mA
ΙΙ	A or B ports	V _{CC} = 5.5 V	V _I = 5.5 V			0.1	mA
1	Control inputs	V	V 2.7.V			20	
ΊΗ	A or B ports‡	$V_{CC} = 5.5 \text{ V},$	V _I = 2.7 V			20	μA
Control inputs A or B ports‡		V	V ₂ = 0.4 V			-0.1	A
		$V_{CC} = 5.5 \text{ V},$	$V_{ } = 0.4 \text{ V}$			-0.1	mA
IO§		V _{CC} = 5.5 V,	V _O = 2.25 V	-30		-112	mA
1	SN74ALS1640A	V _{CC} = 5.5 V			18	32	m A
Icc	SN74ALS1645A	V _{CC} = 5.5 V			25	38	mA

switching characteristics (see Figure 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V C R R T	UNIT			
			SN74ALS	1640A	SN74ALS		
			MIN	MAX	MIN	MAX	
t _{PLH}	A or B	D A		15	2	13	ns
t _{PHL}	AOID	B or A	2	10	2	13	115
^t PZH	ŌĒ	A D		20	8	25	ns
t _{PZL}	ÜE	A or B	5	22	8	25	115
t _{PHZ}	ŌĒ	A or P	2	10	2	12	ns
^t PLZ	OE .	A or B	5	13	3	18	


[¶] For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.



[†] All typical values are at V_{CC} = 5 V, T_A = 25°C. ‡ For I/O ports, the parameters I_{IH} and I_{IL} include the off-state output current.

[§] The output conditions have been chosen to produce a current that closely approximates one-half of the true short-circuit output current, IOS.

PARAMETER MEASUREMENT INFORMATION SERIES 54ALS/74ALS AND 54AS/74AS DEVICES



- NOTES: A. C_L includes probe and jig capacitance.
 - B. Waveform 1 is for an output with internal conditions such that the output is low except when disabled by the output control. Waveform 2 is for an output with internal conditions such that the output is high except when disabled by the output control.
 - C. When measuring propagation delay items of 3-state outputs, switch S1 is open.
 - D. All input pulses have the following characteristics: PRR \leq 1 MHz, t_{Γ} = t_{f} = 2 ns, duty cycle = 50%.
 - E. The outputs are measured one at a time with one transition per measurement.

Figure 1. Load Circuits and Voltage Waveforms



PACKAGE OPTION ADDENDUM

www.ti.com 11-Nov-2009

PACKAGING INFORMATION

Orderable Device	Status ⁽¹⁾	Package Type	Package Drawing	Pins	Package Qty	Eco Plan ⁽²⁾	Lead/Ball Finish	MSL Peak Temp ⁽³⁾
SN74ALS1640AN	OBSOLETE	PDIP	Ν	20		TBD	Call TI	Call TI
SN74ALS1645AN	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS1645ANE4	ACTIVE	PDIP	N	20	20	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
SN74ALS1645ANSR	ACTIVE	so	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS1645ANSRE4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
SN74ALS1645ANSRG4	ACTIVE	SO	NS	20	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)


(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.


Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.




TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
B0	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

	Device	Package Type	Package Drawing			Reel Diameter		A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
ı						(mm)	W1 (mm)						
ı	SN74ALS1645ANSR	so	NS	20	2000	330.0	24.4	8.2	13.0	2.5	12.0	24.0	Q1





*All dimensions are nominal


Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
SN74ALS1645ANSR	so	NS	20	2000	346.0	346.0	41.0

MECHANICAL DATA

NS (R-PDSO-G**)

PLASTIC SMALL-OUTLINE PACKAGE

14-PINS SHOWN



NOTES:


- All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.

