

Data sheet acquired from Harris Semiconductor SCHS097D - Revised September 2003

CMOS Hex Schmitt Triggers

High-Voltage Types (20-Volt Rating)

■ CD40106B consists of six Schmitttrigger circuits. Each circuit functions as an inverter with Schmitt-trigger action on the input. The trigger switches at different points for positive- and negative-going signals. The difference between the positive-going voltage (VP) and the negative-going voltage (VN) is defined ashysteresis voltage (VH) (see Fig.6).

The CD40106B types are supplied in 14-lead hermetic dual-in-line ceramic packages (F3A suffix), 14-lead dual-in-line plastic packages (E suffix), 14-lead small-outline packages (M, MT, M96, and NSR suffixes), and 14-lead thin shrink small-outline packages (PW and PWR suffixes).

MAXIMUM RATINGS, Absolute-Maximum Values:


CD40106B Types

Features:

- Schmitt-trigger action with no external components
- Hysteresis voltage (typ.) 0.9 V at VDD = 5 V, 2.3 V at V_{DD} = 10 V, and 3.5 V at V_{DD} = 15 V
- Noise immunity greater than 50%
- No limit on input rise and fall times
- Standardized, symmetrical output characteristics
- 100% tested for quiescent current at 20 V
- Maximum input current of 1 μ A at 18 V over full package-temperature range; 100 nA at 18 V and 25°C
- Low VDD to VSS current during slow input ramp
- 5-V, 10-V, and 15-V parametric ratings
- Meets all requirements of JEDEC Tentative Standard No. 13B, "Standard Specifications for Description of 'B' Series CMOS Devices"

Applications:

- Wave and pulse shapers
- High-noise-environment systems
- Monostable multivibrators
- **Astable multivibrators**



FUNCTIONAL DIAGRAM

Fig.1 — Logic diagram

(1 of 6 Schmitt triggers).

DC SUPPLY-VOLTAGE RANGE, (VDD) Voltages referenced to VSS Terminal)-0.5V to +20V INPUT VOLTAGE RANGE, ALL INPUTS -0.5V to VDD +0.5V POWER DISSIPATION PER PACKAGE (PD): For T_A = +100°C to +125°C Derate Linearity at 12mW/°C to 200mW **DEVICE DISSIPATION PER OUTPUT TRANSISTOR** FOR TA = FULL PACKAGE-TEMPERATURE RANGE (All Package Types)........... 100mW OPERATING-TEMPERATURE RANGE (T_A)-55°C to +125°C STORAGE TEMPERATURE RANGE (Tstg)-65°C to +150°C LEAD TEMPERATURE (DURING SOLDERING): At distance $1/16 \pm 1/32$ inch $(1.59 \pm 0.79$ mm) from case for 10s max +265°C

RECOMMENDED OPERATING CONDITIONS

For maximum reliability, nominal operating conditions should be selected so that operation is always within the following ranges:

	LIMITS						
CHARACTERISTIC	MIN.	MAX.	UNITS				
Supply-Voltage Range (For TA	•	10					
Full Package Temperature Range)	3	18	V				




Fig.2 - Typical output low (sink) current characteristics.

DYNAMIC ELECTRICAL CHARACTERISTICS

At $T_A = 25^{\circ}C$, Input t_f , $t_f = 20$ ns, $C_L = 50$ pF, $R_L = 200$ k Ω

	TEST COND	ITIONS	LIN		
CHARACTERISTIC		V _{DD} (V)	TYP.	MAX.	UNITS
Propagation Delay Time:		5	140	280	
tPHL,		10	70	140	ns
tPLH		15	60	120	
Transition Time:		. 5	100	200	
tTHL.		10	50	100	ns
tTLH"		15	40	80	
Input Capacitance, CIN	Any Input		5	7.5	pF




Fig.3 - Minimum output low (sink) current characteristics.

Copyright © 2003, Texas Instruments Incorporated

CD40106B Types

STATIC ELECTRICAL CHARACTERISTICS

CHARACTERISTIC	CONDITIONS			LIMI	LIMITS AT INDICATED TEMPERATURES (°C)								
	V ₀	V _{IN}	V _{DD} (V)	-55	-40	+85	+125	Min.	+25 Typ.	Max.			
	-	0,5	5	1	1	30	30		0.02	1	_		
Ourent, IDD	-	0,10	10	2	2	60	60	_	0.02	2			
Max.	_	0,15	15	4	4	120	120	<u> </u>	0.02	4	μА		
		0,20	20	20	20	600	600		0.04	20	1		
Positive Trigger	_	_	5	2.2	2.2	2.2	2.2	2.2	2.9		 		
Threshold Voltage	_	-	10	4.6	4.6	4.6	4.6	4.6	5.9	_	1		
V _p Min.	_	_	15	6.8	6.8	6.8	6.8	6.8	8.8				
	_	-	5	3.6	3.6	3.6	3.6		2.9	3.6	V.,		
V _D Max.	_	_	10	7.1	7.1	7.1	7.1	 	5.9	7.1	1		
•	-	_	15	10.8	10.8	10.8	10.8	_	8.8	10,8			
Negative Trigger	_	_	5	0.9	0.9	0.9	0.9	0.9	1.9	_	<u> </u>		
Threshold Voltage		_	10	2.5	2.5	2.5	2.5	2.5	3.9	_			
V _N Min.	-	_	15	4	4	4	4	4	5.8	_			
	_	_	5	2.8	2.8	2.8	2.8		1.9	2.8	V.		
V _N Max.	-		10	5.2	5.2	5.2	5.2		3.9	5.2			
	_	,-	15	7.4	7.4	7.4	7.4		5.8	7.4			
		-	5	0.3	0.3	0.3	0.3	0.3	0.9	_	v		
Hysteresis Voltage	_		10	1.2	1.2	1.2	1.2	1.2	2.3				
V _H Min.	_	-	15	1.6	1.6	1.6	1.6	1.6	3.5	-			
	-	_	5	1.6	1.6	1.6	1.6	-	0.9	1.6			
V _H Max.	-	-	10	3.4	3.4	3.4	3.4	_	2.3	3.4			
	_		15	5	5	5	5	_	3.5	5			
Output Low (Sink)	0.4	0,5	5	0.64	0.61	0.42	0.36	0.51	1	_			
Current,	0.5	0,10	10	1.6	1.5	1.1	0.9	1.3	2.6	-			
10[WIIII.	1.5	0,15	15	4.2	4	2.8	2.4	3.4	6.8	_			
Output High	4.6	0,5	5	-0.64	-0.61	-0.42	-0.36	-0.51	-1		mA		
(Source) Current.	2.5	0.5	5	-2	-1.8	-1.3	-1.15	-1.6	-3.2	-			
IOH Min.	9.5	0,10	10	-1.6	-1.5	-1.1	-0.9	-1.3	-2.6	-			
	13.5	0,15	15	-4.2	_4	-2.8	-2.4	-3.4	-6.8	-			
Output Voltage		5	5		0.	05		-	0	0.05			
Low-Level, VOL Max.		10	10			05		_	0	0.05			
- UL IVIAX.	-	15	15		0.	05			0	0.05	v		
Output Voltage		0	5		4.	95		4.95	5	_	٧		
High Level, VOH Min.	-	0	10			95		9.95	10				
VOH MIN.	- - -	0	15		14	.95		14.95	15	_			
Input Current, IIN Max.		0,18	18	±0.1	±0.1	±1	±1	_	±10-5	±0.1	μΑ		




Fig.6 - Hysteresis definition, characteristics, and test set-up.




Fig.4 — Typical output high (source) current characteristics.





Fig.5 — Minimum output high (source) current characteristics.






Fig.7 - Input and output characteristics.




Fig.8 — Typical current and voltage transfer characteristics.

CD40106B Types




Fig.9 — Typical voltage transfer characteristics as a function of temperature.




Fig. 12 — Typical power dissipation per trigger as a function of input frequency.




Fig. 15 - Typical power dissipation as a function of rise and fall times.




Fig. 18 - Astable multivibrator.




Fig. 10 — Typical propagation delay time as a function of load capacitance.




Fig. 13 — Typical trigger threshold voltage as a function of supply voltage.




Fig. 11 — Typical transition time as a function of load capacitance.




Fig. 14 — Typical per cent hysteresis as a function of supply voltage.

APPLICATIONS



Fig. 16 - Wave shaper.




Fig. 17 — Monostable multivibrator.




Fig. 19 - Quiescent device current test circuit.






Fig.20 - Input current test circuit.


CD40106B Types



 ${\it Fig. 21-Dynamic\ power\ dissipation\ test\ circuit.}$



TERMINAL ASSIGNMENT



Dimensions in parentheses are in millimeters and are derived from the basic inch dimensions as indicated. Grid graduations are in mils (10^{-3}) inch).

Dimensions and Pad Layout for CD40106BH





10-Jun-2014

PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking (4/5)	Samples
CD40106BE	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40106BE	Samples
CD40106BEE4	ACTIVE	PDIP	N	14	25	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type	-55 to 125	CD40106BE	Samples
CD40106BF	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD40106BF	Samples
CD40106BF3A	ACTIVE	CDIP	J	14	1	TBD	A42	N / A for Pkg Type	-55 to 125	CD40106BF3A	Samples
CD40106BK	OBSOLETE	CFP	WR	14		TBD	Call TI	Call TI			
CD40106BM	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BM96	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BM96E4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BM96G4	ACTIVE	SOIC	D	14	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BMG4	ACTIVE	SOIC	D	14	50	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BMT	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BMTG4	ACTIVE	SOIC	D	14	250	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106BM	Samples
CD40106BNSR	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106B	Samples
CD40106BNSRG4	ACTIVE	SO	NS	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CD40106B	Samples
CD40106BPW	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	Samples
CD40106BPWG4	ACTIVE	TSSOP	PW	14	90	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	Samples
CD40106BPWR	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	Samples
CD40106BPWRE4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	Samples



PACKAGE OPTION ADDENDUM

10-Jun-2014

Orderable Device	Status	Package Type	Package Drawing	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
CD40106BPWRG4	ACTIVE	TSSOP	PW	14	2000	Green (RoHS	CU NIPDAU	Level-1-260C-UNLIM	-55 to 125	CM0106B	
65 1616651 WHG 1	7.01172	10001		٠.	2000	& no Sb/Br)	00 Mil 2/10	20101 1 2000 01121111	00 10 120	G.W.0 1002	Samples

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

- (3) MSL, Peak Temp. The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.
- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF CD40106B, CD40106B-MIL:



PACKAGE OPTION ADDENDUM

10-Jun-2014

● Catalog: CD40106B

Military: CD40106B-MIL

NOTE: Qualified Version Definitions:

- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 26-Jan-2013

TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
В0	Dimension designed to accommodate the component length
K0	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers


QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

"All dimensions are nominal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
CD40106BM96	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD40106BM96G4	SOIC	D	14	2500	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD40106BMT	SOIC	D	14	250	330.0	16.4	6.5	9.0	2.1	8.0	16.0	Q1
CD40106BNSR	SO	NS	14	2000	330.0	16.4	8.2	10.5	2.5	12.0	16.0	Q1
CD40106BPWR	TSSOP	PW	14	2000	330.0	12.4	6.9	5.6	1.6	8.0	12.0	Q1

www.ti.com 26-Jan-2013



*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
CD40106BM96	SOIC	D	14	2500	367.0	367.0	38.0
CD40106BM96G4	SOIC	D	14	2500	367.0	367.0	38.0
CD40106BMT	SOIC	D	14	250	367.0	367.0	38.0
CD40106BNSR	SO	NS	14	2000	367.0	367.0	38.0
CD40106BPWR	TSSOP	PW	14	2000	367.0	367.0	35.0

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE




- A. All linear dimensions are in millimeters. Dimensioning and tolerancing per ASME Y14.5M—1994.
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0,15 each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0,25 each side.
- E. Falls within JEDEC MO-153



PW (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.




MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

