

M74ALS109AP

6249827 MITSUBISHI (DGTL LOGIC)

91D 12374 D

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH SET AND RESET

T-46-07-07

DESCRIPTION

The M74ALS109AP is a semiconductor integrated circuit consisting of two J-K positive edge-triggered flip-flop circuits. Each of the circuits has independent inputs J, $\bar{K}$, clock T, direct set $\bar{S}_D$ and direct reset $\bar{R}_D$.

FEATURES

- Positive edge-triggering
- Independent inputs and outputs for each flip-flop
- Direct set and reset inputs
- J and $\bar{K}$ inputs
- Q and $\bar{Q}$ outputs
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer digital equipment.


FUNCTIONAL DESCRIPTION

When T changes from low-level to high-level, the signals applied just before the change on J and $\bar{K}$ appear at Q and $\bar{Q}$ outputs in accordance with the function table. Use of $\bar{S}_D$ and $\bar{R}_D$ allows direct R-S flip-flop operation. When $\bar{S}_D$ and $\bar{R}_D$ are low-level, Q and $\bar{Q}$ are high-level. But if $\bar{S}_D$ and $\bar{R}_D$ become high simultaneously from this condition, the state of Q and $\bar{Q}$ cannot be predicted. When used as a J-K flip-flop, $\bar{S}_D$ and $\bar{R}_D$ should be held at high-level. D-type flip-flop operation is possible by connecting J and $\bar{K}$.


FUNCTION TABLE (Note 1)

$\bar{S}_D$		Inputs			Outputs	
$\bar{R}_D$	T	J	$\bar{K}$		Q	$\bar{Q}$
L	H	X	X	X	H	L
H	L	X	X	X	L	H
L	L	X	X	X	H*	H*
H	H	L	X	X	Q ⁰	$\bar{Q}^0$
H	H	↑	L	L	L	H
H	H	↑	H	L	Toggle	
H	H	↑	L	H	Q ⁰	$\bar{Q}^0$
H	H	↑	H	H	H	L

PIN CONFIGURATION (TOP VIEW)



CIRCUIT SCHEMATIC (EACH FLIP-FLOP)



Note 1 ↑ : Transition from low to high level (positive edge trigger)

Q⁰ : Level of Q before the indicated steady-state input conditions were established.

$\bar{Q}^0$: Level of $\bar{Q}$ before the indicated steady-state input conditions were established.

Toggle : Complement of previous state appears on each output with ↑ transition.

X : Irrelevant

* : When $\bar{S}_D$ or $\bar{R}_D$ is near $V_{IL\text{ MAX}}$ in this condition, the level of V_{OH} is not guaranteed. Moreover, if $\bar{S}_D$ and $\bar{R}_D$ simultaneously become high-level from this condition then the state of Q and $\bar{Q}$ cannot be predicted.

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Ratings	Unit
V_{CC}	Supply voltage		-0.5~+7	V
V_i	Input voltage		-0.5~+7	V
V_o	Output voltage	High-level state	-0.5~ V_{CC}	V
T_{opr}	Operating free-air ambient temperature range		-20~+75	°C
T_{stg}	Storage temperature range		-65~+150	°C

MITSUBISHI ALSTTLs
M74ALS109AP

6249827 MITSUBISHI (DGT L LOGIC)

91D 12375 DT-46-07-07

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH SET AND RESET
RECOMMENDED OPERATING CONDITIONS

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V_{CC}	Supply voltage	4.5	5	5.5	V
V_{IH}	High-level input voltage	2			V
V_{IL}	Low-level input voltage			0.8	V
I_{OH}	High-level output current	0		-0.4	mA
I_{OL}	Low-level output current	0		8	mA
T_{opr}	Operating free-air ambient temperature range	-20		+75	°C

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ*	Max	
V_{IC}	Input clamp voltage	$V_{CC}=4.5\text{V}, I_{IC}=-18\text{mA}$			-1.2	V
V_{OH}	High-level output voltage	$V_{CC}=4.5\sim 5.5\text{V}, I_{OH}=-0.4\text{mA}$	$V_{CC}-2$			V
V_{OL}	Low-level output voltage	$V_{CC}=4.5\text{V}$				V
I_I	Input current at maximum voltage	$J, \bar{K}, T$ $\bar{S}_D, \bar{R}_D$	$V_{CC}=5.5\text{V}, V_I=7\text{V}$			mA
I_{IH}	High-level input current	$J, \bar{K}, T$ $\bar{S}_D, \bar{R}_D$	$V_{CC}=5.5\text{V}, V_I=2.7\text{V}$			μA
I_{IL}	Low-level input current	$J, \bar{K}, T$ $\bar{S}_D, \bar{R}_D$	$V_{CC}=5.5\text{V}, V_I=0.4\text{V}$			mA
I_O	Output current	$V_{CC}=5.5\text{V}, V_O=2.25\text{V}$	-30		-112	mA
I_{CC}	Supply current	$V_{CC}=5.5\text{V}$ (Note 2)		2.4	4	mA

*: All typical values are at $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$.


Note 2: The supply current is measured alternately at $J=\bar{K}=\bar{S}_D=T=0\text{V}$, $\bar{R}_D=4.5\text{V}$ (Q =high-level) and $J=\bar{K}=\bar{R}_D=T=0\text{V}$, $\bar{S}_D=4.5\text{V}$ ($\bar{Q}$ =high-level).

SWITCHING CHARACTERISTICS

Symbol	Parameter			Test conditions/Limits (Note 3)							Unit
				V _{CC} =5V C _L =15pF R _L =500Ω		V _{CC} =4.5~5.5V C _L =50pF R _L =500Ω					
				T _a =25°C		T _a =0~70°C		T _a =-20~+75°C			
				Inputs	Outputs	Typ	Min	Typ *	Max	Min	
f _{max}	Maximum clock frequency	T	Q, Q̄		34	75		30	75		MHz
t _{PLH}	Propagation time	S̄ _D , R̄ _D	Q, Q̄	4, 5	3	6.5	13	3	6.5	14	ns
t _{PHL}				7	5	9.5	15	5	9.5	16	
t _{PLH}		T	Q, Q̄	6.5	5	8.5	16	5	8.5	17	ns
t _{PHL}				7	5	10	18	5	10	19	

*: All typical values are at $V_{CC}=5\text{V}$, $T_a=25^\circ\text{C}$.

Note 3: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:

 $PRR \leq 1\text{MHz}$
 $t_r=2\text{ns}, t_f=2\text{ns}$
 $V_{IH}=3.5\text{V}, V_{IL}=0.3\text{V}$

duty cycle=50%

 $Z_O=50\Omega$

(2) C_L includes probe and jig capacitance.

MITSUBISHI ALSTTLs
M74ALS109AP

6249827 MITSUBISHI (DGTL LOGIC)

91D 12376 DT-46-07-07

DUAL J-K POSITIVE EDGE-TRIGGERED FLIP-FLOP WITH SET AND RESET


TIMING REQUIREMENTS ($V_{CC}=4.5V\sim 5.5V$, $C_L=50pF$, $R_L=500\Omega$)

Symbol	Parameter		Limits						Unit
			T _a =0~70℃			T _a =-20~+75℃			
			Min	Typ*	Max	Min	Typ*	Max	
t _W (S _D)	Pulse width	S _D "L"	15	5		16	5		ns
t _W (R _D)		R _D "L"	15	5		16	5		
t _W (T _H)		T "H"	14.5	4		15.5	4		
t _W (T _L)		T "L"	14.5	9.5		15.5	9.5		
t _{su} (J, K)	Setup time before T ↑	J, K̄	15	3.5		16	3.5		ns
t _{su} (S _D)		S _D "H" (inactive)	10	1		11	1		
t _{su} (R _D)		R _D "H" (inactive)	10	1		11	1		
t _h (D)	Hold time after T ↑	J, K̄	0	-1		1	-1		ns

*: All typical values are at $V_{CC}=5V$, $T_a=25^\circ C$.

$\uparrow$: Transition from low to high (positive edge trigger)

TIMING DIAGRAM (Reference level = 1.3V)



Note 4: The shaded areas indicate the period when the input is permitted to change for predictable output performance.

PACKAGE OUTLINES




MITSUBISHI {DGTL LOGIC}

91D 12323

D T-90-20




TYPE 14P4 14-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIP

Dimension in mm



PACKAGE OUTLINES


91D 12324

D *T-90-20*

6249827 MITSUBISHI (DGTL LOGIC)


TYPE 20P4 20-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE 24P4D 24-PIN MOLDED PLASTIC DIP

Dimension in mm



TYPE DESIGNATION TABLE

MITSUBISHI (DGTL LOGIC)

91D D

6249827 0012784 7

T-90-20

ALSTTL SERIES SOP TYPE DESIGNATION TABLE

Type		Circuit function	Package Outlines
M74ALS00ADP	*	Quadruple 2-Input Positive NAND Gate	14P2P
M74ALS02DP	*	Quadruple 2-Input Positive NOR Gate	14P2P
M74ALS04ADP	*	Hex Inverter	14P2P
M74ALS05ADP	**	Hex Inverter with Open Collector Output	14P2P
M74ALS08DP	*	Quadruple 2-Input Positive AND Gate	14P2P
M74ALS09DP	**	Quadruple 2-Input Positive AND Gate with Open Collector Output	14P2P
M74ALS10ADP	*	Triple 3-Input Positive NAND Gate	14P2P
M74ALS11ADP	*	Triple 3-Input Positive AND Gate	14P2P
M74ALS20ADP	**	Dual 4-Input Positive NAND Gate	14P2P
M74ALS27DP	**	Triple 3-Input Positive NOR Gate	14P2P
M74ALS30ADP	**	Single 8-Input Positive NAND Gate	14P2P
M74ALS32DP	*	Quadruple 2-Input Positive OR Gate	14P2P
M74ALS37ADP	**	Quadruple 2-Input Positive NAND Buffer	14P2P
M74ALS38ADP	**	Quadruple 2-Input Positive NAND Buffer with Open Collector Output	14P2P
M74ALS74ADP	*	Dual D-Type Positive Edge-Triggered Flip-Flop with Set and Reset	14P2P
M74ALS109ADP	**	Dual J-K Positive Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS112ADP	*	Dual J-K Negative Edge-Triggered Flip-Flop with Set and Reset	16P2P
M74ALS131DP	**	3-Line to 8-Line Decoder/Demultiplexer with Address Register	16P2P
M74ALS138DP	*	3-Line to 8-Line Decoder/Demultiplexer	16P2P
M74ALS153DP	**	Dual 4-Line to 1-Line Data Selector/Multiplexer with Strobe	16P2P
M74ALS157DP	*	Quadruple 2-Line to 1-Line Data Selector/Multiplexer	16P2P
M74ALS161BDP	**	Synchronous Presettable 4-Bit Binary Counter with Direct Reset	16P2P
M74ALS163BDP	**	Fully Synchronous Presettable 4-Bit Binary Counter	16P2P
M74ALS169BDP	**	Synchronous 4-Bit Binary Counter	16P2P
M74ALS174DP	*	Hex D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS175DP	**	Quadruple D-Type Positive Edge-Triggered Flip-Flop with Reset	16P2P
M74ALS193DP	**	Synchronous Presettable Up/Down 4-Bit Binary Counter	16P2P
M74ALS240ADWP	*	Octal Buffer/Line Driver with 3-State Output (Inverted)	20P2V
M74ALS244ADWP	*	Octal Buffer/Line Driver with 3-State Output (Noninverted)	20P2V
M74ALS245ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS245A-1DWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS257DP	*	Quadruple 2-Line to 1-Line Data Selector/Multiplexer with 3-State Output	16P2P
M74ALS273DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with Reset	20P2V
M74ALS299DWP	**	8-Bit Universal Shift/Storage Register with 3-State Output	20P2V
M74ALS373DWP	**	Octal D-Type Transparent Latch with 3-State Output	20P2V
M74ALS374DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output	20P2V
M74ALS533DWP	**	Octal D-Type Transparent Latch with 3-State Output (Inverted)	20P2V
M74ALS534DWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Inverted)	20P2V
M74ALS561ADWP	**	Synchronous Presettable 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS569ADWP	**	Synchronous Up/Down 4-Bit Binary Counter with 3-State Output	20P2V
M74ALS573ADWP	**	Octal D-Type Transparent Latch with 3-State Output (Noninverted)	20P2V
M74ALS574ADWP	**	Octal D-Type Positive Edge-Triggered Flip-Flop with 3-State Output (Noninverted)	20P2V
M74ALS640ADWP	**	Octal Bus Transceiver with 3-State Output (Inverted)	20P2V
M74ALS642ADWP	**	Octal Bus Transceiver with Open Collector Output (Inverted)	20P2V
M74ALS645ADWP	**	Octal Bus Transceiver with 3-State Output (Noninverted)	20P2V
M74ALS1034DP	**	Hex Noninverting Buffer	14P2P

*: New product **: Under development

6249827 MITSUBISHI (DGTL LOGIC)

91D 12785 D

MITSUBISHI ALSTTLs

DESCRIPTION

MITSUBISHI (DGTL LOGIC) 91D D ■ 6249827 0012785 9 ■ MIT3

T-90-20

DESCRIPTION

The ALSTTL SOP (Small Outline Package) devices are identical in all respects except for their package outlines to DIP (Dual Inline Package).




MITSUBISHI ALSTTLs
PACKAGE OUTLINES

MITSUBISHI (DGTL LOGIC) 91D D ■ 6249827 0012786 0 ■ MIT3

T-90-20




TYPE 14P2P 14-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)

Dimension in mm



TYPE 16P2P 16-PIN MOLDED PLASTIC SOP (JEDEC 150mil body)

Dimension in mm



MITSUBISHI ALSTTLs
PACKAGE OUTLINES

MITSUBISHI (DGTL LOGIC) 71D D ■ 6249827 0012787 2 ■ MIT3

T-90-20

