# 54S/74S113 0//00/ 54LS/74LS113 0//527

## DUAL JK EDGE-TRIGGERED FLIP-FLOP

**DESCRIPTION** — The '113 offers individual J, K, Set and Clock inputs. When the clock goes HIGH the inputs are enabled and data may be entered. The logic level of the J and K inputs may be changed when the clock pulse is HIGH and the bistable will perform according to the Truth Table as long as minimum setup and hold times are observed. Input data is transferred to the outputs on the falling edge of the clock pulse.

#### **TRUTH TABLE**

INI	PUTS	OUTPUT		
(	) t <sub>n</sub>	@ tn + 1		
J	K	Ø		
L	L	Qn		
L	H	L H		
н	H	Ü <sub>n</sub>		

#### Asynchronous Input:

LOW input to  $\overline{S}_D$  sets Q to HIGH level Set is independent of clock

 $t_n$  = Bit time before clock pulse.  $t_{n+1}$  = Bit time after clock pulse.


H = HIGH Voltage Level

L = LOW Voltage Level


#### **ORDERING CODE:** See Section 9

	PIN	COMMERCIAL GRADE	MILITARY GRADE	PKG	
PKGS OUT		$V_{CC} = +5.0 \text{ V } \pm 5\%,$ $T_A = 0^{\circ}\text{C to } +70^{\circ}\text{C}$	$V_{CC} = +5.0 \text{ V} \pm 10\%,$ $T_A = -55^{\circ}\text{ C to} +125^{\circ}\text{ C}$	TYPE	
Plastic DIP (P)	Α	74S113PC, 74LS113PC		9A	
Ceramic DIP (D)	Α	74S113DC, 74LS113DC	54S113DM, 54LS113DM	6A	
Flatpak (F)	Α	74S113FC, 74LS113FC	54S113FM, 54LS113FM	31	

## CONNECTION DIAGRAM PINOUT A



#### LOGIC SYMBOL




Vcc = Pin 14 GND = Pin 7

#### INPUT LOADING/FAN-OUT: See Section 3 for U.L. definitions

PIN NAMES	PIN NAMES DESCRIPTION		<b>54/74LS (U.L.)</b> HIGH/LOW	
J <sub>1</sub> , J <sub>2</sub> , K <sub>1</sub> , K <sub>2</sub> CP <sub>1</sub> , CP <sub>2</sub> S <sub>D1</sub> , S <sub>D2</sub> Q <sub>1</sub> , Q <sub>2</sub> , Q <sub>1</sub> , Q <sub>2</sub>	Data Inputs Clock Pulse Inputs (Active Falling Edge) Direct Set Inputs (Active LOW) Outputs	1.25/1.0 2.5/2.5 2.5/4.375 25/12.5	0.5/0.25 2.0/0.5 1.5/0.5 10/5.0 (2.5)	

#### LOGIC DIAGRAM (one half shown)



#### DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	54/74\$		54/74LS		UNITS	CONDITIONS
01502	, A.A.A.	Min	Max	Min	Max	00	
loc	Power Supply Current		50		8.0	mA	V <sub>CC</sub> = Max, V <sub>CP</sub> = 0 V

## AC CHARACTERISTICS: $V_{CC} = +5.0 \text{ V}$ , $T_A = +25^{\circ}\text{C}$ (See Section 3 for waveforms and load configurations)

			54/74S		4LS	UNITS	CONDITIONS
SYMBOL	PARAMETER	$C_L = 15 \text{ pF}$ $R_L = 280 \Omega$		C <sub>L</sub> = 15 pF			
		Min	Max	Min	Max		
f <sub>max</sub>	Maximum Clock Frequency	80		30		MHz	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay CPn to Qn or Qn		7.0 7.0		16 24	ns	Figs. 3-1, 3-9
tpLH tpHL	Propagation Delay S <sub>Dn</sub> to Q <sub>n</sub> or Q̄ <sub>n</sub>		7.0 7.0		16 24	ns	Figs. 3-1, 3-10

### AC OPERATING REQUIREMENTS: VCC = +5.0 V, TA = +25°C

SYMBOL	PARAMETER	54/74\$	54/74LS	UNITS	CONDITIONS
	T ANAME I EN	Min Max	Min Max		
ts (H) ts (L)	Setup Time Jn or Kn to CPn	7.0 7.0	20 15	ns	Fig. 3-7
t <sub>h</sub> (H) t <sub>h</sub> (L)	Hold Time J <sub>n</sub> or K <sub>n</sub> to $\overline{CP}_n$	0	0	ns	1 1 g. 5 7
tw (H) tw (L)	CP <sub>n</sub> Pulse Width	6.0 6.5	20 15	ns	Fig. 3-9
t <sub>w</sub> (L)	S <sub>Dn</sub> Pulse Width LOW	8.0	15	ns	Fig. 3-10