

QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE**DESCRIPTION**

The M74LS298P is a semiconductor integrated circuit which containing four 2-line to 1-line multiplexers provided with a temporary storage circuit with common selection input and clock input.

FEATURES


- One line data can be selected from 2-line data.
- Equipped with D-type negative edge-triggered flip-flop.
- Wide operating temperature range ($T_a = -20 \sim +75^\circ\text{C}$)

APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION

When the select input S_A is low, data input D_0 is selected, and when it is high, data input D_1 is selected. When the clock input \bar{T} changes from high to low, the selected data appears in the output Q . Since a D-type negative edge-triggered flip-flop is used as a temporary storage circuit, the status of Q does not change even if D is changed, whether \bar{T} is high or low.

PIN CONFIGURATION (TOP VIEW)


Outline 16P4

FUNCTION TABLE (Note 1)

\bar{T}	S_A	D_0	D_1	Q
↓	L	L	X	L
↓	L	H	X	H
↓	H	X	L	L
↓	H	X	H	H

Note 1: ↓ : transition from high to low-level

X : irrelevant

BLOCK DIAGRAM

QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V _{CC}	Supply voltage		-0.5 ~ +7	V
V _I	Input voltage		-0.5 ~ +15	V
V _O	Output voltage	High-level state	-0.5 ~ V _{CC}	V
T _{OPR}	Operating free-air ambient temperature range		-20 ~ +75	°C
T _{STG}	Storage temperature range		-65 ~ +150	°C

RECOMMENDED OPERATING CONDITIONS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ*	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
I _{OH}	High-level output current	V _{OH} ≥ 2.7V	0	-400	μA
I _{OL}	Low-level output current	V _{OL} ≤ 0.4V	0	4	mA
		V _{OL} ≤ 0.5V	0	8	mA

ELECTRICAL CHARACTERISTICS ($T_a = -20 \sim +75^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ*	Max	
V _{IH}	High-level input voltage			2		V
V _{IL}	Low-level input voltage				0.8	V
V _{IC}	Input clamp voltage	V _{CC} = 4.75V, I _{IC} = -18mA			-1.5	V
V _{OH}	High-level output voltage	V _{CC} = 4.75V, V _I = 0.8V V _I = 2V, I _{OH} = -400μA	2.7	3.4		V
V _{OL}	Low-level output voltage	V _{CC} = 4.75V, I _{OL} = 4mA V _I = 0.8V, V _I = 2V	0.25	0.4		V
		I _{OL} = 8mA	0.35	0.5		V
I _{IH}	High-level input current	V _{CC} = 5.25V, V _I = 2.7V			20	μA
		V _{CC} = 5.25V, V _I = 10V			0.1	mA
I _{IL}	Low-level input current	V _{CC} = 5.25V, V _I = 0.4V			-0.4	mA
I _{OS}	Short-circuit output current (Note 2)	V _{CC} = 5.25V, V _O = 0V	-20		-100	mA
I _{CC}	Supply current	V _{CC} = 5.25V (Note 3)		13	21	mA


*: All typical values are at $V_{CC} = 5V$, $T_a = 25^\circ\text{C}$.

Note 2: All measurements should be done quickly, and not more than one output should be shorted at a time.

3: I_{CC} is measured with S_A, D₀ ~ 4D₁ inputs grounded and a momentary 4.5V, then grounded, applied T input.SWITCHING CHARACTERISTICS ($V_{CC} = 5V$, $T_a = 25^\circ\text{C}$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{PLH}	Low-to-high-level, high-to-low-level output propagation time, from input T to outputs 1Q ~ 4Q	C _L = 15 pF (Note 4)		12	27	ns
t _{PHL}				11	32	ns

Note 4: Measurement circuit



(1) The pulse generator (PG) has the following characteristics:


PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns,V_p = 3V_{p.p.}, Z₀ = 50Ω(2) C_L includes probe and jig capacitance.

QUADRUPLE 2-INPUT MULTIPLEXERS WITH STORAGE

TIMING REQUIREMENTS ($V_{CC} = 5V$, $T_a = 25^\circ C$, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
$t_W(\bar{T}H)$	Clock input \bar{T} high pulse width		20	7		ns
$t_W(\bar{T}L)$	Clock input \bar{T} low pulse width		20	4		ns
t_f	Clock pulse fall time		15	0		ns
$t_{SU}(D)$	Setup time data input to \bar{T}		15	0		ns
$t_{SU}(S_A)$	Setup time S_A to \bar{T}		25	5		ns
$t_h(D)$	Hold time data input to \bar{T}		5	0		ns
$t_h(S_A)$	Hold time S_A to \bar{T}		0	-2		ns

TIMING DIAGRAM (Reference level = 1.3V)



Note 5: The shaded areas indicate when the input is permitted to change for predictable output performance.


MITSUBISHI LSTTLs
PACKAGE OUTLINES

MITSUBISHI {DGTL LOGIC} 07E D | 6249827 0013561 3

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

