

**SN54HC7075, SN74HC7075
6-SECTION MULTIFUNCTION
(NAND, INVERT, FLIP-FLOP) CIRCUITS**

D2880, MARCH 1985—REVISED SEPTEMBER 1987

- Contains D-type Flip-Flops with Preset and Clear, NAND and Inverter Gates
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability

description

The SN54HC7075 and SN74HC7075 are each comprised of the following sections:

- Two inverters
- Two 2-input NAND gates
- Two D-type flip-flops


They perform the Boolean functions shown under the respective function table.

The D-type flip-flops are positive-edge-triggered and are functionally similar to the SN54HC74 and SN74HC74. A low level at the PRE or CLR inputs sets or resets the outputs regardless of the levels of the other inputs. When PRE or CLR are inactive (high), data at the D input meeting the setup time requirements are transferred to the outputs on the positive-going edge of the clock pulse. Clock triggering occurs at a voltage level and is not directly related to the rise time of the clock pulse. Following the hold time interval, data at the D input may be changed without affecting the levels at the outputs.

The SN54HC7075 is characterized for operation over the full military temperature range of -55°C to 125°C. The SN74HC7075 is characterized for operation from -40°C to 85°C.


**SN54HC7075 . . . ST PACKAGE
SN74HC7075 . . . DW OR NT PACKAGE**

(TOP VIEW)



SN54HC7075 . . . FK PACKAGE

(TOP VIEW)



NC—No internal connection

PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.

Copyright © 1985, Texas Instruments Incorporated


**TEXAS
INSTRUMENTS**

POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-767

**SN54HC7075, SN74HC7075
6-SECTION MULTIFUNCTION
(NAND, INVERT, FLIP-FLOP) CIRCUITS**

logic symbol†




†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

2

HCMOS Devices

logic diagrams (positive logic)

INVERTERS




**FUNCTION TABLE
(EACH INVERTER)**

INPUT	OUTPUT
A	Y
H	L
L	H

positive logic: $Y = \bar{A}$

2-INPUT NAND GATES




FUNCTION TABLE

INPUTS		OUTPUT
A	B	Y
H	H	L
L	X	H
X	L	H

positive logic: $Y = \bar{A} \cdot \bar{B}$ or $Y = \bar{A} + \bar{B}$

Pin numbers shown are for DW, JT, and NT packages.

logic diagram (positive logic)



2

HCMOS Devices

**FUNCTION TABLE
(EACH D FLIP-FLOP)**

INPUTS				OUTPUTS	
PRE	CLR	CLK	D	Q	\bar{Q}
L	H	X	X	H	L
H	L	X	X	L	H
L	L	X	X	H*	H*
H	H	↑	H	H	L
H	H	↑	L	L	H
H	H	L	X	Q_o	\bar{Q}_o

*This configuration is nonstable; i.e., it will not persist when either PRE or CLR returns to the inactive (high) level.

Pin numbers shown are for DW, JT, and NT packages.

**SN54HC7075, SN74HC7075
6-SECTION MULTIFUNCTION
(NAND, INVERT, FLIP-FLOP) CIRCUITS**

2

HCMOS Devices

absolute maximum ratings over operating free-air temperature range[†]

Supply voltage, V _{CC}	-0.5 V to 7 V
Input clamp current, I _{IK} (V _I < 0 or V _I > V _{CC})	± 20 mA
Output clamp current, I _{OK} (V _O < 0 or V _O > V _{CC})	± 20 mA
Continuous output current, I _O (V _O = 0 to V _{CC})	± 25 mA
Continuous current through V _{CC} or GND pins	± 50 mA
Lead temperature 1.6 mm (1/16 in) from case for 60 s: FK or JT package	300°C
Lead temperature 1.6 mm (1/16 in) from case for 10 s: DW or NT package	260°C
Storage temperature range	- 65°C to 150°C

[†] Stresses beyond those listed under "absolute maximum ratings" may cause permanent damage to the device. These are stress ratings only, and functional operation of the device at these or any other conditions beyond those indicated under "recommended operating conditions" is not implied. Exposure to absolute-maximum-rated conditions for extended periods may affect device reliability.

recommended operating conditions

		SN54HC7075			SN74HC7075			UNIT
		MIN	NOM	MAX	MIN	NOM	MAX	
V _{CC}	Supply voltage	2	5	6	2	5	6	V
V _{IH}	High-level input voltage	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	1.5 3.15 4.2		1.5 3.15 4.2			V
V _{IL}	Low-level input voltage	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	0 0 0	0.3 0.9 1.2	0 0 0	0.3 0.9 1.2		V
V _I	Input voltage		0	V _{CC}	0	V _{CC}	V _{CC}	V
V _O	Output voltage		0	V _{CC}	0	V _{CC}	V _{CC}	V
t _t	Input transition (rise and fall) times	V _{CC} = 2 V V _{CC} = 4.5 V V _{CC} = 6 V	0 0 0	1000 500 400	0 0 0	1000 500 400		ns
T _A	Operating free-air temperature		-55	125	-40	85		°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	V _{CC}	T _A = 25°C			SN54HC7075		SN74HC7075		UNIT
			MIN	TYP	MAX	MIN	MAX	MIN	MAX	
V _{OH}	V _I = V _{IH} or V _{IL} , I _{OH} = - 20 µA	2 V	1.9	1.998		1.9		1.9		V
		4.5 V	4.4	4.499		4.4		4.4		
		6 V	5.9	5.999		5.9		5.9		
	V _I = V _{IH} or V _{IL} , I _{OH} = - 4 mA	4.5 V	3.98	4.30		3.7		3.84		
V _{OL}	V _I = V _{IH} or V _{IL} , I _{OL} = 20 µA	6 V	5.48	5.80		5.2		5.34		V
		2 V	0.002	0.1		0.1		0.1		
		4.5 V	0.001	0.1		0.1		0.1		
		6 V	0.001	0.1		0.1		0.1		
I _I	V _I = V _{CC} or 0	4.5 V	0.17	0.26		0.4		0.33		V
		6 V	0.15	0.26		0.4		0.33		
	V _I = V _{CC} or 0, I _O = 0	6 V	± 0.1	± 100		± 1000		± 1000		nA
I _{CC}	V _I = V _{CC} or 0, I _O = 0	6 V		4		80		40		µA
C _i		2 to 6 V		3	10		10		10	pF

**SN54HC7075, SN74HC7075
6-SECTION MULTIFUNCTION
(NAND, INVERT, FLIP-FLOP) CIRCUITS**

timing requirements for each D-type flip-flop over recommended operating free-air temperature range (unless otherwise noted)

		V _{CC}	T _A = 25 °C		SN54HC7075		SN74HC7075		UNIT	
			MIN	MAX	MIN	MAX	MIN	MAX		
f _{clock}	Clock frequency		2 V	0	5.5	0	3.7	0	4.5	
			4.5 V	0	28	0	19	0	22	
			6 V	0	31	0	21	0	25	
t _w	Pulse duration	CLK high or CLK low	2 V	90		135		110	MHz	
			4.5 V	18		26		23		
			6 V	16		24		20	ns	
		<u>PRE</u> low or <u>CLR</u> low	2 V	100		150		125		
t _{su}	Setup time before CLK↑	Data	2 V	100		150		125	ns	
			4.5 V	20		30		25		
			6 V	17		25		21	ns	
		<u>PRE</u> high or CLK high	2 V	25		38		31		
t _h	Hold time, data after CLK↑		4.5 V	5		5		5	ns	
			6 V	5		5		5		
			2 V	5		5		5		

switching characteristics for each D-type flip-flop over recommended operating free-air temperature range (unless otherwise noted), C_L = 50 pF (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V _{CC}	T _A = 25 °C			SN54HC7075		SN74HC7075		UNIT
				MIN	TYP	MAX	MIN	MAX	MIN	MAX	
f _{max}			2 V	5.5	10		3.7		4.5		MHz
			4.5 V	28	50		19		22		
			6 V	31	60		21		25		
t _{pd}	CLK	Q or \bar{Q}	2 V		45	175		263		219	ns
			4.5 V		15	35		53		44	
t _{pd}	<u>PRE</u> or <u>CLR</u>	Q or \bar{Q}	2 V		45	230		345		288	ns
			4.5 V		15	46		69		58	
			6 V		13	39		59		49	
C _{pd}	Power dissipation capacitance per flip-flop				No load, T _A = 25 °C				40 pF typ		



**SN54HC7075, SN74HC7075
6-SECTION MULTIFUNCTION
(NAND, INVERT, FLIP-FLOP) CIRCUITS**

switching characteristics for gates and inverters over recommended operating free-air temperature range (unless otherwise noted). $C_L = 50 \text{ pF}$ (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)	V_{CC}	$T_A = 25^\circ\text{C}$			SN54HC7075		SN74HC7075		UNIT	
				MIN	Typ	MAX	MIN	MAX	MIN	MAX		
t_{pd}	A or B	Y	2 V		24	90		135		115	ns	
			4.5 V		9	18		27		23		
			6 V		7	15		23		20		
t_t		Y	2 V		38	75		110		95	ns	
			4.5 V		8	15		22		19		
			6 V		6	13		19		16		
C_{pd}	Power dissipation capacitance per NAND gate				No load, $T_A = 25^\circ\text{C}$			27 pF typ				
	Power dissipation capacitance per inverter							20 pF typ				

Note 1: Load circuits and voltage waveforms are shown in Section 1.