

MITSUBISHI LSTTLs M74LS03P

QUADRUPLE 2-INPUT POSITIVE NAND GATE WITH OPEN COLLECTOR OUTPUT

DESCRIPTION

The M74LS03P is a semiconductor integrated circuit containing four dual-input positive-logic NAND gates with open collector outputs, usable as negative-logic NOR gates.

FEATURES

- Usable in AND-Tie connection
- High breakdown input voltage ($V_I \geq 15V$)
- High breakdown output voltage ($V_O \geq 7V$)
- Low power dissipation ($P_d = 8mW$ typical)
- High speed ($t_{pd} = 10ns$ typical)
- Wide operating temperature range ($T_a = -20 \sim +75^\circ C$)

APPLICATION

General purpose, for use in industrial and consumer equipment.

FUNCTIONAL DESCRIPTION


With use of open collector outputs and SBD inputs featuring a high breakdown voltage, the high-level output impedance can be selected freely by use of an external load resistor. This permits wire-AND connection which has been impossible with conventional gates.

When inputs A and B are high, output Y is low and when one or both inputs are low, the output Y is high.

FUNCTION TABLE

A	B	Y
L	L	H
H	L	H
L	H	H
H	H	L


PIN CONFIGURATION (TOP VIEW)



* : OPEN COLLECTOR OUTPUT

Outline 14P4

CIRCUIT SCHEMATIC (EACH GATE)



ABSOLUTE MAXIMUM RATINGS ($T_a = -20 \sim +75^\circ C$, unless otherwise noted)

Symbol	Parameter	Conditions	Limits	Unit
V_{CC}	Supply voltage		$-0.5 \sim +7$	V
V_I	Input voltage		$-0.5 \sim +15$	V
V_O	Output voltage	High-level state	$-0.5 \sim +7$	V
T_{opr}	Operating free-air ambient temperature range		$-20 \sim +75$	$^\circ C$
T_{stg}	Storage temperature range		$-65 \sim +150$	$^\circ C$

QUADRUPLE 2-INPUT POSITIVE NAND GATE
WITH OPEN COLLECTOR OUTPUT

RECOMMENDED OPERATING CONDITIONS (Ta = -20 ~ +75°C, unless otherwise noted)

Symbol	Parameter	Limits			Unit
		Min	Typ	Max	
V _{CC}	Supply voltage	4.75	5	5.25	V
I _{OH}	High-level output current	V _O = 5.5V	0	100	μA
I _{OL}	Low-level output current	V _{OL} ≤ 0.4V	0	4	mA
		V _{OL} ≤ 0.5V	0	8	mA

ELECTRICAL CHARACTERISTICS (Ta = -20 ~ +75°C, unless otherwise noted)


Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ *	Max	
V _{IH}	High-level input voltage		2			V
V _{IL}	Low-level input voltage				0.8	V
V _{IC}	Input clamp voltage	V _{CC} = 4.75V, I _{IC} = -18mA			-1.5	V
I _{OH}	High-level output current	V _{CC} = 4.75V, V _I = 0.8V V _O = 5.5V			100	μA
V _{OL}	Low-level output voltage	V _{CC} = 4.75V V _I = 2V	i _{OL} = 4mA	0.25	0.4	V
			i _{OL} = 8mA	0.35	0.5	V
I _{IH}	High-level input current	V _{CC} = 5.25V, V _I = 2.7V			20	μA
		V _{CC} = 5.25V, V _I = 10V			0.1	mA
I _{IL}	Low-level input current	V _{CC} = 5.25V, V _I = 0.4V			-0.4	mA
I _{COH}	Supply current, all inputs high	V _{CC} = 5.25V, V _I = 0V		0.8	1.6	mA
I _{CCL}	Supply current, all outputs low	V _{CC} = 5.25V, V _I = 4.5V		2.4	4.4	mA

* : All typical values are at V_{CC} = 5V, Ta = 25°C


SWITCHING CHARACTERISTICS (V_{CC} = 5V, Ta = 25°C, unless otherwise noted)

Symbol	Parameter	Test conditions	Limits			Unit
			Min	Typ	Max	
t _{PLH}	Low-to-high-level/high-to-low-level output propagation time	R _L = 2 kΩ C _L = 15 pF (Note 1)		10	32	ns
t _{PHL}				10	28	ns

Note 1: Measurement circuit



TIMING DIAGRAM (Reference level = 1.3V)




- (1) The pulse generator (PG) has the following characteristics:
PRR = 1MHz, t_r = 6ns, t_f = 6ns, t_w = 500ns,
V_p = 3V_{pp}, Z₀ = 50Ω
- (2) C_L includes probe and jig capacitance.

T-90-20


TYPE 14P4 14-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 16P4 16-PIN MOLDED PLASTIC DIL

Dimension in mm



TYPE 20P4 20-PIN MOLDED PLASTIC DIL

Dimension in mm

