

SP1672

TRIPLE 2-INPUT EXCLUSIVE-OR GATE

This three gate ECL array is designed to provide the positive logic Exclusive-OR function in high speed applications. These devices contain a temperature compensated internal bias which ensures that the threshold point remains in the centre of the transition region over the temperature range (0° C to +75° C). Input pulldown resistors eliminate the need to tie unused inputs to VEE.




Fig.1 Logic diagram of SP1672

ORDERING INFORMATION

SP1672DG (Commercial-ceramic package)




Fig.2 Pin connections (top view)




Fig.3 Switching time test circuit and waveforms at +25° C

5 ELECTRICAL CHARACTERISTICS

This ECL III circuit has been designed to meet the dc specifications shown in the test table, after thermal equilibrium has been established. The package should be housed in a suitable heat sink (IERC-14A2CB or equivalent) or a transverse air flow greater than 500 lpm should be maintained while the circuit is either in a test socket or mounted on a printed circuit board. Outputs are tested with a 50Ω resistor to -2.0V dc.

ABSOLUTE MAXIMUM RATINGS

Power supply voltage
Input voltages
Output source current
Storage temperature range

$|V_{CC} - V_{EE}| \leq 8V$ Thermal characteristics
 V_{CC} to $V_{EE} < 40mA$
DG16

$\theta_{JA} = 107^{\circ} C/W$
 $\theta_{JC} = 31^{\circ} C/W$

-55° C to +150° C

SP1672 Test Limits																								
Characteristic	Symbol	Pin under test	0° C		+25° C		+75° C		Unit	TEST VOLTAGE APPLIED TO PINS LISTED BELOW														
			Min.	Max.	Min.	Max.	Min.	Max.																
POWER SUPPLY	Drain current	IE	-	-	-	55	-	-	mAdc	All inputs	-	-	-	8										
	Input current	INH	-	-	-	350	-	-	μAdc	*	-	-	-	8										
		0.75 INH	-	-	-	270	-	-	μAdc	*	-	-	-	8										
		INL	-	-	0.5	-	-	-	-	μAdc	-	*	-	-	8									
Logic '1' output voltage		VOH	2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	3	5	-	8	1.16									
			2	-1.000	-0.840	-0.960	-0.810	-0.900	-0.720	Vdc	5	3	-	8	1.16									
Logic '0' output voltage		VOL	2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	3.5	-	-	8	1.16									
			2	-1.870	-1.635	-1.850	-1.620	-1.830	-1.595	Vdc	-	3.5	-	8	1.16									
Logic '0' threshold voltage		VOHA	2	-1.020	-	-0.980	-	-0.920	-	Vdc	-	-	3	5	8	1.16								
			2	-1.020	-	-0.980	-	-0.920	-	Vdc	-	-	5	3	8	1.16								
Logic '0' threshold voltage		VOLA	2	-	-1.615	-	-1.600	-	-1.575	Vdc	-	-	3.5	-	8	1.16								
			2	-	-1.615	-	-1.600	-	-1.575	Vdc	-	-	-	3.5	8	1.16								
SWITCHING TIME (50 ohm load)	Propagation delay																							

* Individually test each input applying V_{IH} or V_{IL} to input under test.