



## 8/16-bit Atmel XMEGA A1U Microcontroller

### ATxmega128A1U; ATxmega64A1U

#### Features

- High-performance, low-power Atmel® AVR® XMEGA® 8/16-bit Microcontroller
- Nonvolatile program and data memories
  - 64K - 128KBytes of in-system self-programmable flash
  - 4K - 8KBytes boot section
  - 2KBytes EEPROM
  - 4K - 8KBytes internal SRAM
    - External bus interface for up to 16Mbytes SRAM
    - External bus interface for up to 128Mbit SDRAM
- Peripheral features
  - Four-channel DMA controller
  - Eight-channel event system
  - Eight 16-bit timer/counters
    - Four timer/counters with 4 output compare or input capture channels
    - Four timer/counters with 2 output compare or input capture channels
    - High resolution extension on all timer/counters
    - Advanced waveform extension (AWeX) on two timer/counters
  - One USB device interface
    - USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant
    - 32 Endpoints with full configuration flexibility
  - Eight USARTs with IrDA support for one USART
  - Four two-wire interfaces with dual address match (I<sup>2</sup>C and SMBus compatible)
  - Four serial peripheral interfaces (SPIs)
  - AES and DES crypto engine
  - CRC-16 (CRC-CCITT) and CRC-32 (IEEE® 802.3) generator
  - 16-bit real time counter (RTC) with separate oscillator
  - Two sixteen channel, 12-bit, 2msps Analog to Digital Converters
  - Two Two-channel, 12-bit, 1msps Digital to Analog Converters
  - Four Analog Comparators (ACs) with window compare function, and current sources
  - External interrupts on all general purpose I/O pins
  - Programmable watchdog timer with separate on-chip ultra low power oscillator
  - QTouch® library support
    - Capacitive touch buttons, sliders and wheels
- Special microcontroller features
  - Power-on reset and programmable brown-out detection
  - Internal and external clock options with PLL and prescaler
  - Programmable multilevel interrupt controller
  - Five sleep modes
  - Programming and debug interfaces
    - JTAG (IEEE 1149.1 compliant) interface, including boundary scan
    - PDI (Program and Debug Interface)
- I/O and packages
  - 78 Programmable I/O pins
  - 100 lead TQFP
  - 100 ball BGA
  - 100 ball VFBGA
- Operating voltage
  - 1.6 – 3.6V
- Operating frequency
  - 0 – 12MHz from 1.6V
  - 0 – 32MHz from 2.7V

# 1. Ordering Information

Ordering code	Flash (bytes)	EEPROM (bytes)	SRAM (bytes)	Speed (MHz)	Power supply	Package (1)(2)(3)	Temp.
ATxmega128A1U-AU	128K + 8K	2K	8K	32	1.6 - 3.6V	100A	-40°C - 85°C
ATxmega128A1U-AUR <sup>(4)</sup>	128K + 8K	2K	8K				
ATxmega64A1U-AU	64K + 4K	2K	4K				
ATxmega64A1U-AUR <sup>(4)</sup>	64K + 4K	2K	4K				
ATxmega128A1U-CU	128K + 8K	2K	8K			100C1	
ATxmega128A1U-CUR <sup>(4)</sup>	128K + 8K	2K	8K				
ATxmega64A1U-CU	64K + 4K	2K	4K				
ATxmega64A1U-CUR <sup>(4)</sup>	64K + 4K	2K	4K				
ATxmega128A1U-C7U	128K + 8K	2K	8K			100C2	
ATxmega128A1U-C7UR <sup>(4)</sup>	128K + 8K	2K	8K				
ATxmega64A1U-C7U	64K + 4K	2K	4K				
ATxmega64A1U-C7UR <sup>(4)</sup>	64K + 4K	2K	4K				

- Notes:
1. This device can also be supplied in wafer form. Please contact your local Atmel sales office for detailed ordering information.
  2. Pb-free packaging, complies to the European Directive for Restriction of Hazardous Substances (RoHS directive). Also Halide free and fully Green.
  3. For packaging information, see ["Packaging information" on page 71](#).
  4. Tape and Reel.


Package Type	
<b>100A</b>	100-lead, 14 x 14 x 1.0mm, 0.5mm lead pitch, thin profile plastic quad flat package (TQFP)
<b>100C1</b>	100-ball, 9 x 9 x 1.2mm body, ball pitch 0.80mm, chip ball grid array (CBGA)
<b>100C2</b>	100-ball, 7 x 7 x 1.0mm body, ball pitch 0.65mm, very thin fine-pitch ball grid array (VFBGA)

## Typical Applications

Industrial control	Climate control	Low power battery applications
Factory automation	RF and ZigBee®	Power tools
Building control	USB connectivity	HVAC
Board control	Sensor control	Utility metering
White goods	Optical	Medical applications

## 2. Pinout/Block Diagram

Figure 2-1. Block diagram and pinout.



For details on pinout and pin functions refer to “Pinout and Pin Functions” on page 56.

Figure 2-2. BGA-pinout.




Table 2-1. BGA-pinout.

	1	2	3	4	5	6	7	8	9	10
A	PK0	VCC	GND	PJ3	VCC	GND	PH1	GND	VCC	PF7
B	PK3	PK2	PK1	PJ4	PH7	PH4	PH2	PH0	PF6	PF5
C	VCC	PK5	PK4	PJ5	PJ0	PH5	PH3	PF2	PF3	VCC
D	GND	PK6	PK7	PJ6	PJ1	PH6	PF0	PF1	PF4	GND
E	PQ0	PQ1	PQ2	PJ7	PJ2	PE7	PE6	PE5	PE4	PE3
F	PR1	PR0	RESET/ PDI_CLK	PDI_DATA	PQ3	PC2	PE2	PE1	PE0	VCC
G	GND	PA1	PA4	PB3	PB4	PC1	PC6	PD7	PD6	GND
H	AVCC	PA2	PA5	PB2	PB5	PC0	PC5	PD5	PD4	PD3
J	PA0	PA3	PB0	PB1	PB6	PC3	PC4	PC7	PD2	PD1
K	PA6	PA7	GND	AVCC	PB7	VCC	GND	VCC	GND	PD0

### 3. Overview

The Atmel AVR XMEGA is a family of low power, high performance, and peripheral rich 8/16-bit microcontrollers based on the AVR enhanced RISC architecture. By executing instructions in a single clock cycle, the AVR XMEGA devices achieve CPU throughput approaching one million instructions per second (MIPS) per megahertz, allowing the system designer to optimize power consumption versus processing speed.

The Atmel AVR CPU combines a rich instruction set with 32 general purpose working registers. All 32 registers are directly connected to the arithmetic logic unit (ALU), allowing two independent registers to be accessed in a single instruction, executed in one clock cycle. The resulting architecture is more code efficient while achieving throughputs many times faster than conventional single-accumulator or CISC based microcontrollers.

The AVR XMEGA A1U devices provide the following features: in-system programmable flash with read-while-write capabilities; internal EEPROM and SRAM; four-channel DMA controller, eight-channel event system and programmable multilevel interrupt controller, 78 general purpose I/O lines, 16-bit real-time counter (RTC); eight flexible, 16-bit timer/counters with compare and PWM channels, eight USARTs; four two-wire serial interfaces (TWIs); one full speed USB 2.0 interface; four serial peripheral interfaces (SPIs); AES and DES cryptographic engine; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3) generator; two 16-channel, 12-bit ADCs with programmable gain; two 2-channel, 12-bit DACs; four Analog Comparators (ACs) with window mode; programmable watchdog timer with separate internal oscillator; accurate internal oscillators with PLL and prescaler; and programmable brown-out detection.

The program and debug interface (PDI), a fast, two-pin interface for programming and debugging, is available. The devices also have an IEEE std. 1149.1 compliant JTAG interface, and this can also be used for boundary scan, on-chip debug and programming.

The XMEGA A1U devices have five software selectable power saving modes. The idle mode stops the CPU while allowing the SRAM, DMA controller, event system, interrupt controller, and all peripherals to continue functioning. The power-down mode saves the SRAM and register contents, but stops the oscillators, disabling all other functions until the next TWI, USB resume, or pin-change interrupt, or reset. In power-save mode, the asynchronous real-time counter continues to run, allowing the application to maintain a timer base while the rest of the device is sleeping. In standby mode, the external crystal oscillator keeps running while the rest of the device is sleeping. This allows very fast startup from the external crystal, combined with low power consumption. In extended standby mode, both the main oscillator and the asynchronous timer continue to run. To further reduce power consumption, the peripheral clock to each individual peripheral can optionally be stopped in active mode and idle sleep mode.


Atmel offers a free QTouch library for embedding capacitive touch buttons, sliders and wheels functionality into AVR microcontrollers.

The device are manufactured using Atmel high-density, nonvolatile memory technology. The program flash memory can be reprogrammed in-system through the PDI or JTAG interfaces. A boot loader running in the device can use any interface to download the application program to the flash memory. The boot loader software in the boot flash section will continue to run while the application flash section is updated, providing true read-while-write operation. By combining an 8/16-bit RISC CPU with in-system, self-programmable flash, the AVR XMEGA is a powerful microcontroller family that provides a highly flexible and cost effective solution for many embedded applications.

All Atmel AVR XMEGA devices are supported with a full suite of program and system development tools, including C compilers, macro assemblers, program debugger/simulators, programmers, and evaluation kits.

### 3.1 Block Diagram

Figure 3-1. XMEGA A1U Block Diagram.



## 4. Resources

A comprehensive set of development tools, application notes and datasheets are available for download on <http://www.atmel.com/avr>.

### 4.1 Recommended reading

- Atmel AVR XMEGA AU manual
- XMEGA application notes

This device data sheet only contains part specific information with a short description of each peripheral and module. The XMEGA AU manual describes the modules and peripherals in depth. The XMEGA application notes contain example code and show applied use of the modules and peripherals.

All documentations are available from [www.atmel.com/avr](http://www.atmel.com/avr).

## 5. Capacitive touch sensing

The Atmel QTouch library provides a simple to use solution to realize touch sensitive interfaces on most Atmel AVR microcontrollers. The patented charge-transfer signal acquisition offers robust sensing and includes fully debounced reporting of touch keys and includes Adjacent Key Suppression<sup>®</sup> (AKS<sup>®</sup>) technology for unambiguous detection of key events. The QTouch library includes support for the QTouch and QMatrix acquisition methods.

Touch sensing can be added to any application by linking the appropriate Atmel QTouch library for the AVR microcontroller. This is done by using a simple set of APIs to define the touch channels and sensors, and then calling the touch sensing API's to retrieve the channel information and determine the touch sensor states.

The QTouch library is FREE and downloadable from the Atmel website at the following location: [www.atmel.com/qtouchlibrary](http://www.atmel.com/qtouchlibrary). For implementation details and other information, refer to the [QTouch library user guide](#) - also available for download from the Atmel website.

## 6. AVR CPU

### 6.1 Features

- 8/16-bit, high-performance Atmel AVR RISC CPU
  - 142 instructions
  - Hardware multiplier
- 32x8-bit registers directly connected to the ALU
- Stack in RAM
- Stack pointer accessible in I/O memory space
- Direct addressing of up to 16MB of program memory and 16MB of data memory
- True 16/24-bit access to 16/24-bit I/O registers
- Efficient support for 8-, 16-, and 32-bit arithmetic
- Configuration change protection of system-critical features


### 6.2 Overview

All Atmel AVR XMEGA devices use the 8/16-bit AVR CPU. The main function of the CPU is to execute the code and perform all calculations. The CPU is able to access memories, perform calculations, control peripherals, and execute the program in the flash memory. Interrupt handling is described in a separate section, refer to “[Interrupts and Programmable Multilevel Interrupt Controller](#)” on page 27.

### 6.3 Architectural Overview

In order to maximize performance and parallelism, the AVR CPU uses a Harvard architecture with separate memories and buses for program and data. Instructions in the program memory are executed with single-level pipelining. While one instruction is being executed, the next instruction is pre-fetched from the program memory. This enables instructions to be executed on every clock cycle. For details of all AVR instructions, refer to <http://www.atmel.com/avr>.

Figure 6-1. Block diagram of the AVR CPU architecture.





The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed in the ALU. After an arithmetic operation, the status register is updated to reflect information about the result of the operation.

The ALU is directly connected to the fast-access register file. The 32 x 8-bit general purpose working registers all have single clock cycle access time allowing single-cycle arithmetic logic unit (ALU) operation between registers or between a register and an immediate. Six of the 32 registers can be used as three 16-bit address pointers for program and data space addressing, enabling efficient address calculations.

The memory spaces are linear. The data memory space and the program memory space are two different memory spaces.

The data memory space is divided into I/O registers, SRAM, and external RAM. In addition, the EEPROM can be memory mapped in the data memory.

All I/O status and control registers reside in the lowest 4KB addresses of the data memory. This is referred to as the I/O memory space. The lowest 64 addresses can be accessed directly, or as the data space locations from 0x00 to 0x3F. The rest is the extended I/O memory space, ranging from 0x0040 to 0x0FFF. I/O registers here must be accessed as data space locations using load (LD/LDS/LDD) and store (ST/STS/STD) instructions.

The SRAM holds data. Code execution from SRAM is not supported. It can easily be accessed through the five different addressing modes supported in the AVR architecture. The first SRAM address is 0x2000.

Data addresses 0x1000 to 0x1FFF are reserved for memory mapping of EEPROM.

The program memory is divided in two sections, the application program section and the boot program section. Both sections have dedicated lock bits for write and read/write protection. The SPM instruction that is used for self-programming of the application flash memory must reside in the boot program section. The application section contains an application table section with separate lock bits for write and read/write protection. The application table section can be used for safe storing of nonvolatile data in the program memory.

## 6.4 ALU - Arithmetic Logic Unit

The arithmetic logic unit (ALU) supports arithmetic and logic operations between registers or between a constant and a register. Single-register operations can also be executed. The ALU operates in direct connection with all 32 general purpose registers. In a single clock cycle, arithmetic operations between general purpose registers or between a register and an immediate are executed and the result is stored in the register file. After an arithmetic or logic operation, the status register is updated to reflect information about the result of the operation.

ALU operations are divided into three main categories – arithmetic, logical, and bit functions. Both 8- and 16-bit arithmetic is supported, and the instruction set allows for efficient implementation of 32-bit arithmetic. The hardware multiplier supports signed and unsigned multiplication and fractional format.

### 6.4.1 Hardware Multiplier

The multiplier is capable of multiplying two 8-bit numbers into a 16-bit result. The hardware multiplier supports different variations of signed and unsigned integer and fractional numbers:

- Multiplication of unsigned integers
- Multiplication of signed integers
- Multiplication of a signed integer with an unsigned integer
- Multiplication of unsigned fractional numbers
- Multiplication of signed fractional numbers
- Multiplication of a signed fractional number with an unsigned one

A multiplication takes two CPU clock cycles.

## 6.5 Program Flow

After reset, the CPU starts to execute instructions from the lowest address in the flash program memory '0.' The program counter (PC) addresses the next instruction to be fetched.

Program flow is provided by conditional and unconditional jump and call instructions capable of addressing the whole address space directly. Most AVR instructions use a 16-bit word format, while a limited number use a 32-bit format.

During interrupts and subroutine calls, the return address PC is stored on the stack. The stack is allocated in the general data SRAM, and consequently the stack size is only limited by the total SRAM size and the usage of the SRAM. After reset, the stack pointer (SP) points to the highest address in the internal SRAM. The SP is read/write accessible in the I/O memory space, enabling easy implementation of multiple stacks or stack areas. The data SRAM can easily be accessed through the five different addressing modes supported in the AVR CPU.

## 6.6 Status Register

The status register (SREG) contains information about the result of the most recently executed arithmetic or logic instruction. This information can be used for altering program flow in order to perform conditional operations. Note that the status register is updated after all ALU operations, as specified in the instruction set reference. This will in many cases remove the need for using the dedicated compare instructions, resulting in faster and more compact code.

The status register is not automatically stored when entering an interrupt routine nor restored when returning from an interrupt. This must be handled by software.

The status register is accessible in the I/O memory space.

## 6.7 Stack and Stack Pointer

The stack is used for storing return addresses after interrupts and subroutine calls. It can also be used for storing temporary data. The stack pointer (SP) register always points to the top of the stack. It is implemented as two 8-bit registers that are accessible in the I/O memory space. Data are pushed and popped from the stack using the PUSH and POP instructions. The stack grows from a higher memory location to a lower memory location. This implies that pushing data onto the stack decreases the SP, and popping data off the stack increases the SP. The SP is automatically loaded after reset, and the initial value is the highest address of the internal SRAM. If the SP is changed, it must be set to point above address 0x2000, and it must be defined before any subroutine calls are executed or before interrupts are enabled.

During interrupts or subroutine calls, the return address is automatically pushed on the stack. The return address can be two or three bytes, depending on program memory size of the device. For devices with 128KB or less of program memory, the return address is two bytes, and hence the stack pointer is decremented/incremented by two. For devices with more than 128KB of program memory, the return address is three bytes, and hence the SP is decremented/incremented by three. The return address is popped off the stack when returning from interrupts using the RETI instruction, and from subroutine calls using the RET instruction.

The SP is decremented by one when data are pushed on the stack with the PUSH instruction, and incremented by one when data is popped off the stack using the POP instruction.

To prevent corruption when updating the stack pointer from software, a write to SPL will automatically disable interrupts for up to four instructions or until the next I/O memory write.

After reset the stack pointer is initialized to the highest address of the SRAM. See [Figure 7-2 on page 14](#).

## 6.8 Register File

The register file consists of 32 x 8-bit general purpose working registers with single clock cycle access time. The register file supports the following input/output schemes:

- One 8-bit output operand and one 8-bit result input
- Two 8-bit output operands and one 8-bit result input
- Two 8-bit output operands and one 16-bit result input
- One 16-bit output operand and one 16-bit result input

Six of the 32 registers can be used as three 16-bit address register pointers for data space addressing, enabling efficient address calculations. One of these address pointers can also be used as an address pointer for lookup tables in flash program memory.

## 7. Memories

### 7.1 Features

- Flash program memory
  - One linear address space
  - In-system programmable
  - Self-programming and boot loader support
  - Application section for application code
  - Application table section for application code or data storage
  - Boot section for application code or boot loader code
  - Separate read/write protection lock bits for all sections
  - Built in fast CRC check of a selectable flash program memory section
- Data memory
  - One linear address space
  - Single-cycle access from CPU
  - SRAM
  - EEPROM
    - Byte and page accessible
    - Optional memory mapping for direct load and store
  - I/O memory
    - Configuration and status registers for all peripherals and modules
    - 16 bit-accessible general purpose register for global variables or flags
  - External memory support
    - SRAM
    - SDRAM
    - Memory mapped external hardware
  - Bus arbitration
    - Deterministic priority handling between CPU, DMA controller, and other bus masters
  - Separate buses for SRAM, EEPROM, I/O memory and external memory
    - Simultaneous bus access for CPU and DMA controller
- Production signature row memory for factory programmed data
  - ID for each microcontroller device type
  - Serial number for each device
  - Calibration bytes for factory calibrated peripherals
- User signature row
  - One flash page in size
  - Can be read and written from software
  - Content is kept after chip erase

### 7.2 Overview

The Atmel AVR architecture has two main memory spaces, the program memory and the data memory. Executable code can reside only in the program memory, while data can be stored in the program memory and the data memory. The data memory includes the internal SRAM, and EEPROM for nonvolatile data storage. All memory spaces are linear and require no memory bank switching. Nonvolatile memory (NVM) spaces can be locked for further write and read/write operations. This prevents unrestricted access to the application software.

A separate memory section contains the fuse bytes. These are used for configuring important system functions, and can only be written by an external programmer.

The available memory size configurations are shown in “[Ordering Information](#)” on page 2. In addition each device has a flash memory signature rows for calibration data, device identification, serial number etc.

## 7.3 Flash Program Memory

The Atmel AVR XMEGA devices contain on-chip, in-system reprogrammable flash memory for program storage. The flash memory can be accessed for read and write from an external programmer through the PDI or from application software running in the device.

All AVR CPU instructions are 16 or 32 bits wide, and each flash location is 16 bits wide. The flash memory is organized in two main sections, the application section and the boot loader section. The sizes of the different sections are fixed, but device-dependent. These two sections have separate lock bits, and can have different levels of protection. The store program memory (SPM) instruction, which is used to write to the flash from the application software, will only operate when executed from the boot loader section.

The application section contains an application table section with separate lock settings. This enables safe storage of nonvolatile data in the program memory.

**Figure 7-1. Flash program memory (Hexadecimal address).**

Word Address		
ATxmega128A1U		ATxmega64A1U
0		0
		Application Section (bytes) (128K/64K)
		...
FFFF	/	77FF
F000	/	7800
FFFF	/	7FFF
10000	/	8000
10FFF	/	87FF
		Application Table Section (bytes) (8K/4K)
		Boot Section (bytes) (8K/4K)

### 7.3.1 Application Section

The Application section is the section of the flash that is used for storing the executable application code. The protection level for the application section can be selected by the boot lock bits for this section. The application section can not store any boot loader code since the SPM instruction cannot be executed from the application section.

### 7.3.2 Application Table Section

The application table section is a part of the application section of the flash memory that can be used for storing data. The size is identical to the boot loader section. The protection level for the application table section can be selected by the boot lock bits for this section. The possibilities for different protection levels on the application section and the application table section enable safe parameter storage in the program memory. If this section is not used for data, application code can reside here.

### 7.3.3 Boot Loader Section

While the application section is used for storing the application code, the boot loader software must be located in the boot loader section because the SPM instruction can only initiate programming when executing from this section. The SPM instruction can access the entire flash, including the boot loader section itself. The protection level for the boot loader section can be selected by the boot loader lock bits. If this section is not used for boot loader software, application code can be stored here.

### 7.3.4 Production Signature Row

The production signature row is a separate memory section for factory programmed data. It contains calibration data for functions such as oscillators and analog modules. Some of the calibration values will be automatically loaded to the corresponding module or peripheral unit during reset. Other values must be loaded from the signature row and written to the corresponding peripheral registers from software. For details on calibration conditions, refer to “[Electrical Characteristics](#)” on page 74.

The production signature row also contains an ID that identifies each microcontroller device type and a serial number for each manufactured device. The serial number consists of the production lot number, wafer number, and wafer coordinates for the device. The device ID for the available devices is shown in [Table 7-1](#).

The production signature row cannot be written or erased, but it can be read from application software and external programmers.

**Table 7-1. Device ID bytes.**

Device	Device ID bytes		
	Byte 2	Byte 1	Byte 0
ATxmega64A1U	4E	96	1E
ATxmega128A1U	4C	97	1E

### 7.3.5 User Signature Row

The user signature row is a separate memory section that is fully accessible (read and write) from application software and external programmers. It is one flash page in size, and is meant for static user parameter storage, such as calibration data, custom serial number, identification numbers, random number seeds, etc. This section is not erased by chip erase commands that erase the flash, and requires a dedicated erase command. This ensures parameter storage during multiple program/erase operations and on-chip debug sessions.

## 7.4 Fuses and Lock bits

The fuses are used to configure important system functions, and can only be written from an external programmer. The application software can read the fuses. The fuses are used to configure reset sources such as brownout detector and watchdog, startup configuration, JTAG enable, and JTAG user ID.

The lock bits are used to set protection levels for the different flash sections (that is, if read and/or write access should be blocked). Lock bits can be written by external programmers and application software, but only to stricter protection levels. Chip erase is the only way to erase the lock bits. To ensure that flash contents are protected even during chip erase, the lock bits are erased after the rest of the flash memory has been erased.

An unprogrammed fuse or lock bit will have the value one, while a programmed fuse or lock bit will have the value zero. Both fuses and lock bits are reprogrammable like the flash program memory.

## 7.5 Data Memory

The data memory contains the I/O memory, internal SRAM, optionally memory mapped EEPROM, and external memory if available. The data memory is organized as one continuous memory section, see [Figure 7-2 on page 14](#). To simplify development, I/O Memory, EEPROM and SRAM will always have the same start addresses for all Atmel AVR XMEGA devices. The address space for External Memory will always start at the end of Internal SRAM and end at address 0xFFFFF.

Figure 7-2. Data memory map (hexadecimal address).

Byte Address	ATxmega64A1U	Byte Address	ATxmega128A1U
0	I/O Registers (4K)	0	I/O Registers (4KB)
FFF		FFF	
1000		1000	
17FF	EEPROM (2K)	17FF	EEPROM (2K)
	RESERVED		RESERVED
2000	Internal SRAM (4K)	2000	Internal SRAM (8K)
2FFF		3FFF	
4000	External Memory (0 to 16MB)	3000	External Memory (0 to 16MB)
FFFFFF		FFFFFF	

## 7.6 EEPROM

XMEGA AU devices have EEPROM for nonvolatile data storage. It is either addressable in a separate data space (default) or memory mapped and accessed in normal data space. The EEPROM supports both byte and page access. Memory mapped EEPROM allows highly efficient EEPROM reading and EEPROM buffer loading. When doing this, EEPROM is accessible using load and store instructions. Memory mapped EEPROM will always start at hexadecimal address 0x1000.

## 7.7 I/O Memory

The status and configuration registers for peripherals and modules, including the CPU, are addressable through I/O memory locations. All I/O locations can be accessed by the load (LD/LDS/LDD) and store (ST/STS/STD) instructions, which is used to transfer data between the 32 registers in the register file and the I/O memory. The IN and OUT instructions can address I/O memory locations in the range 0x00 - 0x3F directly. In the address range 0x00 - 0x1F, single-cycle instructions for manipulation and checking of individual bits are available.

The I/O memory address for all peripherals and modules in XMEGA A1U is shown in the [“Peripheral Module Address Map” on page 63](#).

### 7.7.1 General Purpose I/O Registers

The lowest 16 I/O memory addresses are reserved as general purpose I/O registers. These registers can be used for storing global variables and flags, as they are directly bit-accessible using the SBI, CBI, SBIS, and SBIC instructions.

## 7.8 External Memory

Four ports can be used for external memory, supporting external SRAM, SDRAM, and memory mapped peripherals such as LCD displays. Refer to [“EBI – External Bus Interface” on page 48](#). The external memory address space will always start at the end of internal SRAM.

## 7.9 Data Memory and Bus Arbitration

Since the data memory is organized as four separate sets of memories, the different bus masters (CPU, DMA controller read and DMA controller write, etc.) can access different memory sections at the same time.

## 7.10 Memory Timing

Read and write access to the I/O memory takes one CPU clock cycle. A write to SRAM takes one cycle, and a read from SRAM takes two cycles. For burst read (DMA), new data are available every cycle. EEPROM page load (write) takes one cycle, and three cycles are required for read. For burst read, new data are available every second cycle. External memory has multi-cycle read and write. The number of cycles depends on the type of memory and configuration of the external bus interface. Refer to the instruction summary for more details on instructions and instruction timing.

## 7.11 Device ID and Revision

Each device has a three-byte device ID. This ID identifies Atmel as the manufacturer of the device and the device type. A separate register contains the revision number of the device.

## 7.12 I/O Memory Protection

Some features in the device are regarded as critical for safety in some applications. Due to this, it is possible to lock the I/O register related to the clock system, the event system, and the advanced waveform extensions. As long as the lock is enabled, all related I/O registers are locked and they can not be written from the application software. The lock registers themselves are protected by the configuration change protection mechanism.

## 7.13 JTAG Disable

It is possible to disable the JTAG interface from the application software. This will prevent all external JTAG access to the device until the next device reset or until JTAG is enabled again from the application software. As long as JTAG is disabled, the I/O pins required for JTAG can be used as normal I/O pins.

## 7.14 Flash and EEPROM Page Size

The flash program memory and EEPROM data memory are organized in pages. The pages are word accessible for the flash and byte accessible for the EEPROM.

[Table 7-2 on page 15](#) shows the Flash Program Memory organization. Flash write and erase operations are performed on one page at a time, while reading the Flash is done one byte at a time. For Flash access the Z-pointer (Z[m:n]) is used for addressing. The most significant bits in the address (FPAGE) gives the page number and the least significant address bits (FWORD) gives the word in the page.

**Table 7-2. Number of words and Pages in the Flash.**

Devices	PC size	Flash	Page Size	FWORD	FPAGE	Application		Boot	
	bits	bytes	words			Size	No of pages	Size	No of pages
ATxmega64A1U	16	64K + 4K	128	Z[7:1]	Z[16:8]	64K	256	4K	16
ATxmega128A1U	17	128K + 8K	256	Z[8:1]	Z[17:9]	128K	256	8K	16

[Table 7-3 on page 16](#) shows EEPROM memory organization for the Atmel AVR XMEGA A1U devices. EEPROM write and erase operations can be performed one page or one byte at a time, while reading the EEPROM is done one byte at a time. For EEPROM access the NVM Address Register (ADDR[m:n]) is used for addressing. The most significant bits in the address (E2PAGE) give the page number and the least significant address bits (E2BYTE) give the byte in the page.

**Table 7-3. Number of Bytes and Pages in the EEPROM.**

Devices	EEPROM	Page Size	E2BYTE	E2PAGE	No of Pages
	Size	bytes			
ATxmega64A1U	2K	32	ADDR[4:0]	ADDR[10:5]	64
ATxmega128A1U	2K	32	ADDR[4:0]	ADDR[10:5]	64



## 8. DMAC – Direct Memory Access Controller

### 8.1 Features

- Allows high speed data transfers with minimal CPU intervention
  - from data memory to data memory
  - from data memory to peripheral
  - from peripheral to data memory
  - from peripheral to peripheral
- Four DMA channels with separate
  - transfer triggers
  - interrupt vectors
  - addressing modes
- Programmable channel priority
- From 1 byte to 16MB of data in a single transaction
  - Up to 64KB block transfers with repeat
  - 1, 2, 4, or 8 byte burst transfers
- Multiple addressing modes
  - Static
  - Incremental
  - Decremental
- Optional reload of source and destination addresses at the end of each
  - Burst
  - Block
  - Transaction
- Optional interrupt on end of transaction
- Optional connection to CRC generator for CRC on DMA data

### 8.2 Overview

The four-channel direct memory access (DMA) controller can transfer data between memories and peripherals, and thus offload these tasks from the CPU. It enables high data transfer rates with minimum CPU intervention, and frees up CPU time. The four DMA channels enable up to four independent and parallel transfers.

The DMA controller can move data between SRAM and peripherals, between SRAM locations and directly between peripheral registers. With access to all peripherals, the DMA controller can handle automatic transfer of data to/from communication modules. The DMA controller can also read from memory mapped EEPROM.

Data transfers are done in continuous bursts of 1, 2, 4, or 8 bytes. They build block transfers of configurable size from 1 byte to 64KB. A repeat counter can be used to repeat each block transfer for single transactions up to 16MB. Source and destination addressing can be static, incremental or decremental. Automatic reload of source and/or destination addresses can be done after each burst or block transfer, or when a transaction is complete. Application software, peripherals, and events can trigger DMA transfers.

The four DMA channels have individual configuration and control settings. This include source, destination, transfer triggers, and transaction sizes. They have individual interrupt settings. Interrupt requests can be generated when a transaction is complete or when the DMA controller detects an error on a DMA channel.

To allow for continuous transfers, two channels can be interlinked so that the second takes over the transfer when the first is finished, and vice versa.

## 9. Event System

### 9.1 Features

- System for direct peripheral-to-peripheral communication and signaling
- Peripherals can directly send, receive, and react to peripheral events
  - CPU and DMA controller independent operation
  - 100% predictable signal timing
  - Short and guaranteed response time
- Eight event channels for up to eight different and parallel signal routing configurations
- Events can be sent and/or used by most peripherals, clock system, and software
- Additional functions include
  - Quadrature decoders
  - Digital filtering of I/O pin state
- Works in active mode and idle sleep mode


### 9.2 Overview

The event system enables direct peripheral-to-peripheral communication and signaling. It allows a change in one peripheral's state to automatically trigger actions in other peripherals. It is designed to provide a predictable system for short and predictable response times between peripherals. It allows for autonomous peripheral control and interaction without the use of interrupts, CPU, or DMA controller resources, and is thus a powerful tool for reducing the complexity, size and execution time of application code. It also allows for synchronized timing of actions in several peripheral modules.

A change in a peripheral's state is referred to as an event, and usually corresponds to the peripheral's interrupt conditions. Events can be directly passed to other peripherals using a dedicated routing network called the event routing network. How events are routed and used by the peripherals is configured in software.

Figure 9-1 on page 18 shows a basic diagram of all connected peripherals. The event system can directly connect together analog and digital converters, analog comparators, I/O port pins, the real-time counter, timer/counters, IR communication module (IRCOM), and USB interface. It can also be used to trigger DMA transactions (DMA controller). Events can also be generated from software and the peripheral clock.

Figure 9-1. Event system overview and connected peripherals.



The event routing network consists of eight software-configurable multiplexers that control how events are routed and used. These are called event channels, and allow for up to eight parallel event routing configurations. The maximum routing latency is two peripheral clock cycles. The event system works in both active mode and idle sleep mode.

## 10. System Clock and Clock options

### 10.1 Features

- Fast start-up time
- Safe run-time clock switching
- Internal oscillators:
  - 32MHz run-time calibrated and tunable oscillator
  - 2MHz run-time calibrated oscillator
  - 32.768kHz calibrated oscillator
  - 32kHz ultra low power (ULP) oscillator with 1kHz output
- External clock options
  - 0.4MHz - 16MHz crystal oscillator
  - 32.768kHz crystal oscillator
  - External clock
- PLL with 20MHz - 128MHz output frequency
  - Internal and external clock options and 1x to 31x multiplication
  - Lock detector
- Clock prescalers with 1x to 2048x division
- Fast peripheral clocks running at two and four times the CPU clock
- Automatic run-time calibration of internal oscillators
- External oscillator and PLL lock failure detection with optional non-maskable interrupt


### 10.2 Overview

Atmel AVR XMEGA devices have a flexible clock system supporting a large number of clock sources. It incorporates both accurate internal oscillators and external crystal oscillator and resonator support. A high-frequency phase locked loop (PLL) and clock prescalers can be used to generate a wide range of clock frequencies. A calibration feature (DFLL) is available, and can be used for automatic run-time calibration of the internal oscillators to remove frequency drift over voltage and temperature. An oscillator failure monitor can be enabled to issue a non-maskable interrupt and switch to the internal oscillator if the external oscillator or PLL fails.

When a reset occurs, all clock sources except the 32kHz ultra low power oscillator are disabled. After reset, the device will always start up running from the 2MHz internal oscillator. During normal operation, the system clock source and prescalers can be changed from software at any time.

[Figure 10-1 on page 20](#) presents the principal clock system in the XMEGA A1U family devices. Not all of the clocks need to be active at a given time. The clocks for the CPU and peripherals can be stopped using sleep modes and power reduction registers as described in [“Power Management and Sleep Modes” on page 22](#).

Figure 10-1. The clock system, clock sources, and clock distribution.



### 10.3 Clock Sources

The clock sources are divided in two main groups: internal oscillators and external clock sources. Most of the clock sources can be directly enabled and disabled from software, while others are automatically enabled or disabled, depending on peripheral settings. After reset, the device starts up running from the 2MHz internal oscillator. The other clock sources, DFLLs and PLL, are turned off by default.

The internal oscillators do not require any external components to run. For details on characteristics and accuracy of the internal oscillators, refer to the device datasheet.

#### 10.3.1 32kHz Ultra Low Power Internal Oscillator

This oscillator provides an approximate 32kHz clock. The 32kHz ultra low power (ULP) internal oscillator is a very low power clock source, and it is not designed for high accuracy. The oscillator employs a built-in prescaler that provides a

1kHz output. The oscillator is automatically enabled/disabled when it is used as clock source for any part of the device. This oscillator can be selected as the clock source for the RTC.

### 10.3.2 32.768kHz Calibrated Internal Oscillator

This oscillator provides an approximate 32.768kHz clock. It is calibrated during production to provide a default frequency close to its nominal frequency. The calibration register can also be written from software for run-time calibration of the oscillator frequency. The oscillator employs a built-in prescaler, which provides both a 32.768kHz output and a 1.024kHz output.

### 10.3.3 32.768kHz Crystal Oscillator

A 32.768kHz crystal oscillator can be connected between the TOSC1 and TOSC2 pins and enables a dedicated low frequency oscillator input circuit. A low power mode with reduced voltage swing on TOSC2 is available. This oscillator can be used as a clock source for the system clock and RTC, and as the DFLL reference clock.

### 10.3.4 0.4 - 16MHz Crystal Oscillator

This oscillator can operate in four different modes optimized for different frequency ranges, all within 0.4 - 16MHz.

### 10.3.5 2MHz Run-time Calibrated Internal Oscillator

The 2MHz run-time calibrated internal oscillator is the default system clock source after reset. It is calibrated during production to provide a default frequency close to its nominal frequency. A DFLL can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy.

### 10.3.6 32MHz Run-time Calibrated Internal Oscillator

The 32MHz run-time calibrated internal oscillator is a high-frequency oscillator. It is calibrated during production to provide a default frequency close to its nominal frequency. A digital frequency locked loop (DFLL) can be enabled for automatic run-time calibration of the oscillator to compensate for temperature and voltage drift and optimize the oscillator accuracy. This oscillator can also be adjusted and calibrated to any frequency between 30MHz and 55MHz. The production signature row contains 48MHz calibration values intended used when the oscillator is used a full-speed USB clock source.

### 10.3.7 External Clock

The XTAL1 and XTAL2 pins can be used to drive an external oscillator, either a quartz crystal or a ceramic resonator. XTAL1 can be used as input for an external clock signal. The TOSC1 and TOSC2 pins is dedicated to driving a 32.768kHz crystal oscillator.

### 10.3.8 PLL with 1x-31x Multiplication factor

The built-in phase locked loop (PLL) can be used to generate a high-frequency system clock. The PLL has a user-selectable multiplication factor of from 1 to 31. In combination with the prescalers, this gives a wide range of output frequencies from all clock sources.

# 11. Power Management and Sleep Modes

## 11.1 Features

- Power management for adjusting power consumption and functions
- Five sleep modes
  - Idle
  - Power down
  - Power save
  - Standby
  - Extended standby
- Power reduction register to disable clock and turn off unused peripherals in active and idle modes

## 11.2 Overview

Various sleep modes and clock gating are provided in order to tailor power consumption to application requirements. This enables the Atmel AVR XMEGA microcontroller to stop unused modules to save power.

All sleep modes are available and can be entered from active mode. In active mode, the CPU is executing application code. When the device enters sleep mode, program execution is stopped and interrupts or a reset is used to wake the device again. The application code decides which sleep mode to enter and when. Interrupts from enabled peripherals and all enabled reset sources can restore the microcontroller from sleep to active mode.

In addition, power reduction registers provide a method to stop the clock to individual peripherals from software. When this is done, the current state of the peripheral is frozen, and there is no power consumption from that peripheral. This reduces the power consumption in active mode and idle sleep modes and enables much more fine-tuned power management than sleep modes alone.

## 11.3 Sleep Modes

Sleep modes are used to shut down modules and clock domains in the microcontroller in order to save power. XMEGA microcontrollers have five different sleep modes tuned to match the typical functional stages during application execution. A dedicated sleep instruction (SLEEP) is available to enter sleep mode. Interrupts are used to wake the device from sleep, and the available interrupt wake-up sources are dependent on the configured sleep mode. When an enabled interrupt occurs, the device will wake up and execute the interrupt service routine before continuing normal program execution from the first instruction after the SLEEP instruction. If other, higher priority interrupts are pending when the wake-up occurs, their interrupt service routines will be executed according to their priority before the interrupt service routine for the wake-up interrupt is executed. After wake-up, the CPU is halted for four cycles before execution starts.

The content of the register file, SRAM and registers are kept during sleep. If a reset occurs during sleep, the device will reset, start up, and execute from the reset vector.

### 11.3.1 Idle Mode

In idle mode the CPU and nonvolatile memory are stopped (note that any ongoing programming will be completed), but all peripherals, including the interrupt controller, event system and DMA controller are kept running. Any enabled interrupt will wake the device.

### 11.3.2 Power-down Mode

In power-down mode, all clocks, including the real-time counter clock source, are stopped. This allows operation only of asynchronous modules that do not require a running clock. The only interrupts that can wake up the MCU are the two-wire interface address match interrupt, asynchronous port interrupts, and the USB resume interrupt.

### 11.3.3 Power-save Mode

Power-save mode is identical to power down, with one exception. If the real-time counter (RTC) is enabled, it will keep running during sleep, and the device can also wake up from either an RTC overflow or compare match interrupt.

### 11.3.4 Standby Mode

Standby mode is identical to power down, with the exception that the enabled system clock sources are kept running while the CPU, peripheral, and RTC clocks are stopped. This reduces the wake-up time.

### 11.3.5 Extended Standby Mode

Extended standby mode is identical to power-save mode, with the exception that the enabled system clock sources are kept running while the CPU and peripheral clocks are stopped. This reduces the wake-up time.

## 12. System Control and Reset

### 12.1 Features

- Reset the microcontroller and set it to initial state when a reset source goes active
- Multiple reset sources that cover different situations
  - Power-on reset
  - External reset
  - Watchdog reset
  - Brownout reset
  - PDI reset
  - Software reset
- Asynchronous operation
  - No running system clock in the device is required for reset
- Reset status register for reading the reset source from the application code

### 12.2 Overview

The reset system issues a microcontroller reset and sets the device to its initial state. This is for situations where operation should not start or continue, such as when the microcontroller operates below its power supply rating. If a reset source goes active, the device enters and is kept in reset until all reset sources have released their reset. The I/O pins are immediately tri-stated. The program counter is set to the reset vector location, and all I/O registers are set to their initial values. The SRAM content is kept. However, if the device accesses the SRAM when a reset occurs, the content of the accessed location can not be guaranteed.

After reset is released from all reset sources, the default oscillator is started and calibrated before the device starts running from the reset vector address. By default, this is the lowest program memory address, 0, but it is possible to move the reset vector to the lowest address in the boot section.

The reset functionality is asynchronous, and so no running system clock is required to reset the device. The software reset feature makes it possible to issue a controlled system reset from the user software.

The reset status register has individual status flags for each reset source. It is cleared at power-on reset, and shows which sources have issued a reset since the last power-on.

### 12.3 Reset Sequence

A reset request from any reset source will immediately reset the device and keep it in reset as long as the request is active. When all reset requests are released, the device will go through three stages before the device starts running again:

- Reset counter delay
- Oscillator startup
- Oscillator calibration

If another reset requests occurs during this process, the reset sequence will start over again.

### 12.4 Reset Sources

#### 12.4.1 Power-on Reset

A power-on reset (POR) is generated by an on-chip detection circuit. The POR is activated when the  $V_{CC}$  rises and reaches the POR threshold voltage ( $V_{POT}$ ), and this will start the reset sequence.

The POR is also activated to power down the device properly when the  $V_{CC}$  falls and drops below the  $V_{POT}$  level.

The  $V_{POT}$  level is higher for falling  $V_{CC}$  than for rising  $V_{CC}$ . Consult the datasheet for POR characteristics data.



### 12.4.2 Brownout Detection

The on-chip brownout detection (BOD) circuit monitors the  $V_{CC}$  level during operation by comparing it to a fixed, programmable level that is selected by the BODLEVEL fuses. If disabled, BOD is forced on at the lowest level during chip erase and when the PDI is enabled.

### 12.4.3 External Reset

The external reset circuit is connected to the external  $\overline{\text{RESET}}$  pin. The external reset will trigger when the  $\overline{\text{RESET}}$  pin is driven below the  $\overline{\text{RESET}}$  pin threshold voltage,  $V_{RST}$ , for longer than the minimum pulse period,  $t_{EXT}$ . The reset will be held as long as the pin is kept low. The  $\overline{\text{RESET}}$  pin includes an internal pull-up resistor.

### 12.4.4 Watchdog Reset

The watchdog timer (WDT) is a system function for monitoring correct program operation. If the WDT is not reset from the software within a programmable timeout period, a watchdog reset will be given. The watchdog reset is active for one to two clock cycles of the 2MHz internal oscillator. For more details see [“WDT – Watchdog Timer” on page 26](#).

### 12.4.5 Software reset

The software reset makes it possible to issue a system reset from software by writing to the software reset bit in the reset control register. The reset will be issued within two CPU clock cycles after writing the bit. It is not possible to execute any instruction from when a software reset is requested until it is issued.

### 12.4.6 Program and Debug Interface Reset

The program and debug interface reset contains a separate reset source that is used to reset the device during external programming and debugging. This reset source is accessible only from external debuggers and programmers.

## 13. WDT – Watchdog Timer

### 13.1 Features

- Issues a device reset if the timer is not reset before its timeout period
- Asynchronous operation from dedicated oscillator
- 1kHz output of the 32kHz ultra low power oscillator
- 11 selectable timeout periods, from 8ms to 8s
- Two operation modes:
  - Normal mode
  - Window mode
- Configuration lock to prevent unwanted changes

### 13.2 Overview

The watchdog timer (WDT) is a system function for monitoring correct program operation. It makes it possible to recover from error situations such as runaway or deadlocked code. The WDT is a timer, configured to a predefined timeout period, and is constantly running when enabled. If the WDT is not reset within the timeout period, it will issue a microcontroller reset. The WDT is reset by executing the WDR (watchdog timer reset) instruction from the application code.

The window mode makes it possible to define a time slot or window inside the total timeout period during which WDT must be reset. If the WDT is reset outside this window, either too early or too late, a system reset will be issued. Compared to the normal mode, this can also catch situations where a code error causes constant WDR execution.

The WDT will run in active mode and all sleep modes, if enabled. It is asynchronous, runs from a CPU-independent clock source, and will continue to operate to issue a system reset even if the main clocks fail.

The configuration change protection mechanism ensures that the WDT settings cannot be changed by accident. For increased safety, a fuse for locking the WDT settings is also available.

## 14. Interrupts and Programmable Multilevel Interrupt Controller

### 14.1 Features

- Short and predictable interrupt response time
- Separate interrupt configuration and vector address for each interrupt
- Programmable multilevel interrupt controller
  - Interrupt prioritizing according to level and vector address
  - Three selectable interrupt levels for all interrupts: low, medium and high
  - Selectable, round-robin priority scheme within low-level interrupts
  - Non-maskable interrupts for critical functions
- Interrupt vectors optionally placed in the application section or the boot loader section

### 14.2 Overview

Interrupts signal a change of state in peripherals, and this can be used to alter program execution. Peripherals can have one or more interrupts, and all are individually enabled and configured. When an interrupt is enabled and configured, it will generate an interrupt request when the interrupt condition is present. The programmable multilevel interrupt controller (PMIC) controls the handling and prioritizing of interrupt requests. When an interrupt request is acknowledged by the PMIC, the program counter is set to point to the interrupt vector, and the interrupt handler can be executed.

All peripherals can select between three different priority levels for their interrupts: low, medium, and high. Interrupts are prioritized according to their level and their interrupt vector address. Medium-level interrupts will interrupt low-level interrupt handlers. High-level interrupts will interrupt both medium- and low-level interrupt handlers. Within each level, the interrupt priority is decided from the interrupt vector address, where the lowest interrupt vector address has the highest interrupt priority. Low-level interrupts have an optional round-robin scheduling scheme to ensure that all interrupts are serviced within a certain amount of time.

Non-maskable interrupts (NMI) are also supported, and can be used for system critical functions.

### 14.3 Interrupt vectors

The interrupt vector is the sum of the peripheral's base interrupt address and the offset address for specific interrupts in each peripheral. The base addresses for the Atmel AVR XMEGA A1U devices are shown in [Table 14-1 on page 27](#).

Offset addresses for each interrupt available in the peripheral are described for each peripheral in the XMEGA AU manual. For peripherals or modules that have only one interrupt, the interrupt vector is shown in [Table 14-1 on page 27](#). The program address is the word address.

**Table 14-1. Reset and interrupt vectors.**

Program address (base address)	Source	Interrupt description
0x000	RESET	
0x002	OSCF_INT_vect	Crystal oscillator failure interrupt vector (NMI)
0x004	PORTC_INT_base	Port C interrupt base
0x008	PORTR_INT_base	Port R interrupt base
0x00C	DMA_INT_base	DMA controller interrupt base
0x014	RTC_INT_base	Real time counter interrupt base
0x018	TWIC_INT_base	Two-Wire interface on port C interrupt base
0x01C	TCC0_INT_base	Timer/counter 0 on port C interrupt base

Program address (base address)	Source	Interrupt description
0x028	TCC1_INT_base	Timer/counter 1 on port C interrupt base
0x030	SPIC_INT_vect	SPI on port C interrupt vector
0x032	USARTC0_INT_base	USART 0 on port C interrupt base
0x038	USARTC1_INT_base	USART 1 on port C interrupt base
0x03E	AES_INT_vect	AES interrupt vector
0x040	NVM_INT_base	Nonvolatile memory interrupt base
0x044	PORTB_INT_base	Port B interrupt base
0x048	ACB_INT_base	Analog comparator on port B interrupt base
0x04E	ADCB_INT_base	Analog to digital converter on port B interrupt base
0x056	PORTE_INT_base	Port E interrupt base
0x05A	TWIE_INT_base	Two-Wire interface on port E interrupt base
0x05E	TCE0_INT_base	Timer/counter 0 on port E interrupt base
0x06A	TCE1_INT_base	Timer/counter 1 on port E interrupt base
0x072	SPIE_INT_vect	SPI on port E interrupt vector
0x074	USARTE0_INT_base	USART 0 on port E interrupt base
0x07A	USARTE1_INT_base	USART 1 on port E interrupt base
0x080	PORTD_INT_base	Port D interrupt base
0x084	PORTA_INT_base	Port A interrupt base
0x088	ACA_INT_base	Analog comparator on Port A interrupt base
0x08E	ADCA_INT_base	Analog to digital converter on Port A interrupt base
0x096	TWID_INT_base	Two-Wire Interface on port D interrupt base
0x09A	TCD0_INT_base	Timer/counter 0 on port D interrupt base
0x0A6	TCD1_INT_base	Timer/counter 1 on port D interrupt base
0x0AE	SPID_INT_vector	SPI on port D interrupt vector
0x0B0	USARTD0_INT_base	USART 0 on port D interrupt base
0x0B6	USARTD1_INT_base	USART 1 on port D interrupt base
0x0BC	PORTQ_INT_base	Port Q INT base
0x0C0	PORTH_INT_base	Port H INT base
0x0C4	PORTJ_INT_base	Port J INT base
0x0C8	PORTK_INT_base	Port K INT base
0x0D0	PORTF_INT_base	Port F INT base
0x0D4	TWIF_INT_base	Two-Wire interface on Port F INT base
0x0D8	TCF0_INT_base	Timer/counter 0 on port F interrupt base

Program address (base address)	Source	Interrupt description
0x0E4	TCF1_INT_base	Timer/counter 1 on port F interrupt base
0x0EC	SPIF_INT_vector	SPI on port F interrupt base
0x0EE	USARTF0_INT_base	USART 0 on port F interrupt base
0x0F4	USARTF1_INT_base	USART 1 on port F interrupt base
0x0FA	USB_INT_base	USB on port D interrupt base

## 15. I/O Ports

### 15.1 Features

- 78 General purpose input and output pins with individual configuration
- Output driver with configurable driver and pull settings:
  - Totem-pole
  - Wired-AND
  - Wired-OR
  - Bus-keeper
  - Inverted I/O
- Input with synchronous and/or asynchronous sensing with interrupts and events
  - Sense both edges
  - Sense rising edges
  - Sense falling edges
  - Sense low level
- Optional pull-up and pull-down resistor on input and Wired-OR/AND configurations
- Optional slew rate control
- Asynchronous pin change sensing that can wake the device from all sleep modes
- Two port interrupts with pin masking per I/O port
- Efficient and safe access to port pins
  - Hardware read-modify-write through dedicated toggle/clear/set registers
  - Configuration of multiple pins in a single operation
  - Mapping of port registers into bit-accessible I/O memory space
- Peripheral clocks output on port pin
- Real-time counter clock output to port pin
- Event channels can be output on port pin
- Remapping of digital peripheral pin functions
  - Selectable USART, SPI, and timer/counter input/output pin locations

### 15.2 Overview

One port consists of up to eight port pins: pin 0 to 7. Each port pin can be configured as input or output with configurable driver and pull settings. They also implement synchronous and asynchronous input sensing with interrupts and events for selectable pin change conditions. Asynchronous pin-change sensing means that a pin change can wake the device from all sleep modes, included the modes where no clocks are running.

All functions are individual and configurable per pin, but several pins can be configured in a single operation. The pins have hardware read-modify-write (RMW) functionality for safe and correct change of drive value and/or pull resistor configuration. The direction of one port pin can be changed without unintentionally changing the direction of any other pin.

The port pin configuration also controls input and output selection of other device functions. It is possible to have both the peripheral clock and the real-time clock output to a port pin, and available for external use. The same applies to events from the event system that can be used to synchronize and control external functions. Other digital peripherals, such as USART, SPI, and timer/counters, can be remapped to selectable pin locations in order to optimize pin-out versus application needs.


The notation of these ports are PORTA, PORTB, PORTC, PORTD, PORTE, PORTF, PORTH, PORTJ, PORTK, PORTQ and PORTR.

## 15.3 Output Driver

All port pins ( $P_n$ ) have programmable output configuration. The port pins also have configurable slew rate limitation to reduce electromagnetic emission.


### 15.3.1 Push-pull

Figure 15-1. I/O configuration - Totem-pole.




### 15.3.2 Pull-down

Figure 15-2. I/O configuration - Totem-pole with pull-down (on input).



### 15.3.3 Pull-up


Figure 15-3. I/O configuration - Totem-pole with pull-up (on input).



### 15.3.4 Bus-keeper

The bus-keeper's weak output produces the same logical level as the last output level. It acts as a pull-up if the last level was '1', and pull-down if the last level was '0'.

Figure 15-4. I/O configuration - Totem-pole with bus-keeper.



### 15.3.5 Others

Figure 15-5. Output configuration - Wired-OR with optional pull-down.





Figure 15-6. I/O configuration - Wired-AND with optional pull-up.






## 15.4 Input sensing

Input sensing is synchronous or asynchronous depending on the enabled clock for the ports, and the configuration is shown in [Figure 15-7 on page 33](#).

**Figure 15-7. Input sensing system overview**



When a pin is configured with inverted I/O, the pin value is inverted before the input sensing.

## 15.5 Alternate Port Functions

Most port pins have alternate pin functions in addition to being a general purpose I/O pin. When an alternate function is enabled, it might override the normal port pin function or pin value. This happens when other peripherals that require pins are enabled or configured to use pins. If and how a peripheral will override and use pins is described in the section for that peripheral. ["Pinout and Pin Functions" on page 56](#) shows which modules on peripherals that enable alternate functions on a pin, and what alternate functions that are available on a pin.

## 16. TC0/1 – 16-bit Timer/Counter Type 0 and 1

### 16.1 Features

- Eight 16-bit timer/counters
  - Four timer/counters of type 0
  - Four timer/counters of type 1
- 32-bit timer/counter support by cascading two timer/counters
- Up to four compare or capture (CC) channels
  - Four CC channels for timer/counters of type 0
  - Two CC channels for timer/counters of type 1
- Double buffered timer period setting
- Double buffered capture or compare channels
- Waveform generation:
  - Frequency generation
  - Single-slope pulse width modulation
  - Dual-slope pulse width modulation
- Input capture:
  - Input capture with noise cancelling
  - Frequency capture
  - Pulse width capture
  - 32-bit input capture
- Timer overflow and error interrupt events
- One compare match or input capture interrupt event per CC channel
- Can be used with event system for:
  - Quadrature decoding
  - Count and direction control
  - Capture
- Can be used with DMA and trigger DMA transactions
- High-resolution extension
  - Increases frequency and waveform resolution by 4x (2-bit) or 8x (3-bit)
- Advanced waveform extension
  - Low and high-side output with programmable dead-time insertion (DTI)
  - Event controlled fault protection for safe disabling of external drivers

### 16.2 Overview

Atmel AVR XMEGA devices have a set of eight flexible 16-bit timer/counters (TC). Their capabilities include accurate program execution timing, frequency and waveform generation, and input capture with time and frequency measurement of digital signals. Two timer/counters can be cascaded to create a 32-bit timer/counter with optional 32-bit capture.

A timer/counter consists of a base counter and a set of compare or capture (CC) channels. The base counter can be used to count clock cycles or events. It has direction control and period setting that can be used for timing. The CC channels can be used together with the base counter to do compare match control, frequency generation, and pulse width waveform modulation, as well as various input capture operations. A timer/counter can be configured for either capture or compare functions, but cannot perform both at the same time.

A timer/counter can be clocked and timed from the peripheral clock with optional prescaling or from the event system. The event system can also be used for direction control and capture trigger or to synchronize operations.


There are two differences between timer/counter type 0 and type 1. Timer/counter 0 has four CC channels, and timer/counter 1 has two CC channels. All information related to CC channels 3 and 4 is valid only for timer/counter 0. Only Timer/Counter 0 has the split mode feature that split it into 2 8-bit Timer/Counters with four compare channels each.

Some timer/counters have extensions to enable more specialized waveform and frequency generation. The advanced waveform extension (AWeX) is intended for motor control and other power control applications. It enables low- and high-side output with dead-time insertion, as well as fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

The advanced waveform extension can be enabled to provide extra and more advanced features for the Timer/Counter. This is only available for Timer/Counter 0. See [“AWeX – Advanced Waveform Extension” on page 37](#) for more details.

The high-resolution (hi-res) extension can be used to increase the waveform output resolution by four or eight times by using an internal clock source running up to four times faster than the peripheral clock. See [“Hi-Res – High Resolution Extension” on page 38](#) for more details.

**Figure 16-1. Overview of a timer/counter (TC) and closely related peripherals.**



PORTC, PORTD, PORTE and PORTF each has one timer/counter 0 and one timer/counter1. Notation of these timer/counters are TCC0 (timer/counter C0), TCC1, TCD0, TCD1, TCE0, TCE1, TCF0, and TCF1, respectively.

## 17. TC2 – Time/Counter Type 2

### 17.1 Features

- Eight eight-bit timer/counters
  - Four Low-byte timer/counters
  - Four High-byte timer/counters
- Up to eight compare channels in each timer/counter 2
  - Four compare channels for the low-byte timer/counter
  - Four compare channels for the high-byte timer/counter
- Waveform generation
  - Single slope pulse width modulation
- Timer underflow interrupts/events
- One compare match interrupt/event per compare channel for the low-byte timer/counter
- Can be used with the event system for count control
- Can be used to trigger DMA transactions

### 17.2 Overview

There are four Timer/counter 2. These are realized when a Timer/counter 0 is set in split mode. It is then a system of two eight-bit timer/counters, each with four compare channels. This results in eight configurable pulse width modulation (PWM) channels with individually controlled duty cycles, and is intended for applications that require a high number of PWM channels.

The two eight-bit timer/counters in this system are referred to as the low-byte timer/counter and high-byte timer/counter, respectively. The difference between them is that only the low-byte timer/counter can be used to generate compare match interrupts, events and DMA triggers.

The two eight-bit timer/counters have a shared clock source and separate period and compare settings. They can be clocked and timed from the peripheral clock, with optional prescaling, or from the event system. The counters are always counting down.

PORTC, PORTD, PORTE and PORTF each has one Timer/Counter 2. Notation of these are TCC2 (Time/Counter C2), TCD2, TCE2 and TCF2, respectively.

## 18. AWeX – Advanced Waveform Extension

### 18.1 Features

- Waveform output with complementary output from each compare channel
- Four dead-time insertion (DTI) units
  - 8-bit resolution
  - Separate high and low side dead-time setting
  - Double buffered dead time
  - Optionally halts timer during dead-time insertion
- Pattern generation unit creating synchronised bit pattern across the port pins
  - Double buffered pattern generation
  - Optional distribution of one compare channel output across the port pins
- Event controlled fault protection for instant and predictable fault triggering

### 18.2 Overview

The advanced waveform extension (AWeX) provides extra functions to the timer/counter in waveform generation (WG) modes. It is primarily intended for use with different types of motor control and other power control applications. It enables low- and high side output with dead-time insertion and fault protection for disabling and shutting down external drivers. It can also generate a synchronized bit pattern across the port pins.

Each of the waveform generator outputs from the Timer/Counter 0 are split into a complimentary pair of outputs when any AWeX features are enabled. These output pairs go through a dead-time insertion (DTI) unit that generates the non-inverted low side (LS) and inverted high side (HS) of the WG output with dead-time insertion between LS and HS switching. The DTI output will override the normal port value according to the port override setting.

The pattern generation unit can be used to generate a synchronized bit pattern on the port it is connected to. In addition, the WG output from compare channel A can be distributed to and override all the port pins. When the pattern generator unit is enabled, the DTI unit is bypassed.

The fault protection unit is connected to the event system, enabling any event to trigger a fault condition that will disable the AWeX output. The event system ensures predictable and instant fault reaction, and gives great flexibility in the selection of fault triggers.

The AWeX is available for TCC0 and TCE0. The notation of these are AWEXC and AWEXE.

## 19. Hi-Res – High Resolution Extension

### 19.1 Features

- Increases waveform generator resolution up to 8x (three bits)
- Supports frequency, single-slope PWM and dual-slope PWM generation
- Supports the AWeX when this is used for the same timer/counter

### 19.2 Overview

The high-resolution (hi-res) extension can be used to increase the resolution of the waveform generation output from a timer/counter by four or eight. It can be used for a timer/counter doing frequency, single-slope PWM, or dual-slope PWM generation. It can also be used with the AWeX if this is used for the same timer/counter.

The hi-res extension uses the peripheral 4x clock ( $Clk_{PER4}$ ). The system clock prescalers must be configured so the peripheral 4x clock frequency is four times higher than the peripheral and CPU clock frequency when the hi-res extension is enabled.

There are four hi-res extensions that each can be enabled for each timer/counters pair on PORTC, PORTD, PORTE and PORTF. The notation of these peripherals are HIRESC, HIRESD, HIRESE and HIRESF, respectively.

## 20. RTC – 16-bit Real-Time Counter

### 20.1 Features

- 16-bit resolution
- Selectable clock source
  - 32.768kHz external crystal
  - External clock
  - 32.768kHz internal oscillator
  - 32kHz internal ULP oscillator
- Programmable 10-bit clock prescaling
- One compare register
- One period register
- Clear counter on period overflow
- Optional interrupt/event on overflow and compare match


### 20.2 Overview

The 16-bit real-time counter (RTC) is a counter that typically runs continuously, including in low-power sleep modes, to keep track of time. It can wake up the device from sleep modes and/or interrupt the device at regular intervals.

The reference clock is typically the 1.024kHz output from a high-accuracy crystal of 32.768kHz, and this is the configuration most optimized for low power consumption. The faster 32.768kHz output can be selected if the RTC needs a resolution higher than 1ms. The RTC can also be clocked from an external clock signal, the 32.768kHz internal oscillator or the 32kHz internal ULP oscillator.

The RTC includes a 10-bit programmable prescaler that can scale down the reference clock before it reaches the counter. A wide range of resolutions and time-out periods can be configured. With a 32.768kHz clock source, the maximum resolution is 30.5 $\mu$ s, and time-out periods can range up to 2000 seconds. With a resolution of 1s, the maximum timeout period is more than 18 hours (65536 seconds). The RTC can give a compare interrupt and/or event when the counter equals the compare register value, and an overflow interrupt and/or event when it equals the period register value.

Figure 20-1. Real-time counter overview.



## 21. USB – Universal Serial Bus Interface

### 21.1 Features

- One USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface
- Integrated on-chip USB transceiver, no external components needed
- 16 endpoint addresses with full endpoint flexibility for up to 31 endpoints
  - One input endpoint per endpoint address
  - One output endpoint per endpoint address
- Endpoint address transfer type selectable to
  - Control transfers
  - Interrupt transfers
  - Bulk transfers
  - Isochronous transfers
- Configurable data payload size per endpoint, up to 1023 bytes
- Endpoint configuration and data buffers located in internal SRAM
  - Configurable location for endpoint configuration data
  - Configurable location for each endpoint's data buffer
- Built-in direct memory access (DMA) to internal SRAM for:
  - Endpoint configurations
  - Reading and writing endpoint data
- Ping-pong operation for higher throughput and double buffered operation
  - Input and output endpoint data buffers used in a single direction
  - CPU/DMA controller can update data buffer during transfer
- Multi packet transfer for reduced interrupt load and software intervention
  - Data payload exceeding maximum packet size is transferred in one continuous transfer
  - No interrupts or software interaction on packet transaction level
- Transaction complete FIFO for workflow management when using multiple endpoints
  - Tracks all completed transactions in a first-come, first-served work queue
- Clock selection independent of system clock source and selection
- Minimum 1.5MHz CPU clock required for low speed USB operation
- Minimum 12MHz CPU clock required for full speed operation
- Connection to event system
- On chip debug possibilities during USB transactions

### 21.2 Overview

The USB module is a USB 2.0 full speed (12Mbps) and low speed (1.5Mbps) device compliant interface.

The USB supports 16 endpoint addresses. All endpoint addresses have one input and one output endpoint, for a total of 31 configurable endpoints and one control endpoint. Each endpoint address is fully configurable and can be configured for any of the four transfer types; control, interrupt, bulk, or isochronous. The data payload size is also selectable, and it supports data payloads up to 1023 bytes.

No dedicated memory is allocated for or included in the USB module. Internal SRAM is used to keep the configuration for each endpoint address and the data buffer for each endpoint. The memory locations used for endpoint configurations and data buffers are fully configurable. The amount of memory allocated is fully dynamic, according to the number of endpoints in use and the configuration of these. The USB module has built-in direct memory access (DMA), and will read/write data from/to the SRAM when a USB transaction takes place.

To maximize throughput, an endpoint address can be configured for ping-pong operation. When done, the input and output endpoints are both used in the same direction. The CPU or DMA controller can then read/write one data buffer while the USB module writes/reads the others, and vice versa. This gives double buffered communication.



Multipacket transfer enables a data payload exceeding the maximum packet size of an endpoint to be transferred as multiple packets without software intervention. This reduces the CPU intervention and the interrupts needed for USB transfers.

For low-power operation, the USB module can put the microcontroller into any sleep mode when the USB bus is idle and a suspend condition is given. Upon bus resumes, the USB module can wake up the microcontroller from any sleep mode.

PORTD has one USB. Notation of this is USB.

## 22. TWI – Two-Wire Interface

### 22.1 Features

- Four identical two-wire interface peripherals
- Bidirectional two-wire communication interface
  - Phillips I<sup>2</sup>C compatible
  - System Management Bus (SMBus) compatible
- Bus master and slave operation supported
  - Slave operation
  - Single bus master operation
  - Bus master in multi-master bus environment
  - Multi-master arbitration
- Flexible slave address match functions
  - 7-bit and general call address recognition in hardware
  - 10-bit addressing supported
  - Address mask register for dual address match or address range masking
  - Optional software address recognition for unlimited number of addresses
- Slave can operate in all sleep modes, including power-down
- Slave address match can wake device from all sleep modes, including power-down
- 100kHz and 400kHz bus frequency support
- Slew-rate limited output drivers
- Input filter for bus noise and spike suppression
- Support arbitration between start repeated start and data bit (SMBus)
- Slave arbitration allows support for address resolve protocol (ARP) (SMBus)

### 22.2 Overview

The two-wire interface (TWI) is a bidirectional, two-wire communication interface. It is I<sup>2</sup>C and System Management Bus (SMBus) compatible. The only external hardware needed to implement the bus is one pull-up resistor on each bus line.

A device connected to the bus must act as a master or a slave. The master initiates a data transaction by addressing a slave on the bus and telling whether it wants to transmit or receive data. One bus can have many slaves and one or several masters that can take control of the bus. An arbitration process handles priority if more than one master tries to transmit data at the same time. Mechanisms for resolving bus contention are inherent in the protocol.

The TWI module supports master and slave functionality. The master and slave functionality are separated from each other, and can be enabled and configured separately. The master module supports multi-master bus operation and arbitration. It contains the baud rate generator. Both 100kHz and 400kHz bus frequencies are supported. Quick command and smart mode can be enabled to auto-trigger operations and reduce software complexity.

The slave module implements 7-bit address match and general address call recognition in hardware. 10-bit addressing is also supported. A dedicated address mask register can act as a second address match register or as a register for address range masking. The slave continues to operate in all sleep modes, including power-down mode. This enables the slave to wake up the device from all sleep modes on TWI address match. It is possible to disable the address matching to let this be handled in software instead.

The TWI module will detect START and STOP conditions, bus collisions, and bus errors. Arbitration lost, errors, collision, and clock hold on the bus are also detected and indicated in separate status flags available in both master and slave modes.

It is possible to disable the TWI drivers in the device, and enable a four-wire digital interface for connecting to an external TWI bus driver. This can be used for applications where the device operates from a different V<sub>CC</sub> voltage than used by the TWI bus.

PORTC, PORTD, PORTE, and PORTF each has one TWI. Notation of these peripherals are TWIC, TWID, TWIE, and TWIF.

## 23. SPI – Serial Peripheral Interface

### 23.1 Features

- Four identical SPI peripherals
- Full-duplex, three-wire synchronous data transfer
- Master or slave operation
- Lsb first or msb first data transfer
- Eight programmable bit rates
- Interrupt flag at the end of transmission
- Write collision flag to indicate data collision
- Wake up from idle sleep mode
- Double speed master mode

### 23.2 Overview

The Serial Peripheral Interface (SPI) is a high-speed synchronous data transfer interface using three or four pins. It allows fast communication between an Atmel AVR XMEGA device and peripheral devices or between several microcontrollers. The SPI supports full-duplex communication.

A device connected to the bus must act as a master or slave. The master initiates and controls all data transactions. PORTC, PORTD, PORTE, and PORTF each has one SPI. Notation of these peripherals are SPIC, SPID, SPIE, and SPIF.

## 24. USART

### 24.1 Features

- Eight identical USART peripherals
- Full-duplex operation
- Asynchronous or synchronous operation
  - Synchronous clock rates up to 1/2 of the device clock frequency
  - Asynchronous clock rates up to 1/8 of the device clock frequency
- Supports serial frames with 5, 6, 7, 8, or 9 data bits and 1 or 2 stop bits
- Fractional baud rate generator
  - Can generate desired baud rate from any system clock frequency
  - No need for external oscillator with certain frequencies
- Built-in error detection and correction schemes
  - Odd or even parity generation and parity check
  - Data overrun and framing error detection
  - Noise filtering includes false start bit detection and digital low-pass filter
- Separate interrupts for
  - Transmit complete
  - Transmit data register empty
  - Receive complete
- Multiprocessor communication mode
  - Addressing scheme to address a specific devices on a multi device bus
  - Enable unaddressed devices to automatically ignore all frames
- Master SPI mode
  - Double buffered operation
  - Operation up to 1/2 of the peripheral clock frequency
- IRCOM module for IrDA compliant pulse modulation/demodulation

### 24.2 Overview

The universal synchronous and asynchronous serial receiver and transmitter (USART) is a fast and flexible serial communication module. The USART supports full-duplex communication and asynchronous and synchronous operation. The USART can be configured to operate in SPI master mode and used for SPI communication.

Communication is frame based, and the frame format can be customized to support a wide range of standards. The USART is buffered in both directions, enabling continued data transmission without any delay between frames. Separate interrupts for receive and transmit complete enable fully interrupt driven communication. Frame error and buffer overflow are detected in hardware and indicated with separate status flags. Even or odd parity generation and parity check can also be enabled.

The clock generator includes a fractional baud rate generator that is able to generate a wide range of USART baud rates from any system clock frequencies. This removes the need to use an external crystal oscillator with a specific frequency to achieve a required baud rate. It also supports external clock input in synchronous slave operation.

When the USART is set in master SPI mode, all USART-specific logic is disabled, leaving the transmit and receive buffers, shift registers, and baud rate generator enabled. Pin control and interrupt generation are identical in both modes. The registers are used in both modes, but their functionality differs for some control settings.

An IRCOM module can be enabled for one USART to support IrDA 1.4 physical compliant pulse modulation and demodulation for baud rates up to 115.2Kbps.

PORTC, PORTD, PORTE, and PORTF each has two USARTs. Notation of these peripherals are USARTC0, USARTC1, USARTE0, USARTE1, USARTE0, USARTE1, USARTE0 and USARTE1.

## 25. IRCOM – IR Communication Module

### 25.1 Features

- Pulse modulation/demodulation for infrared communication
- IrDA compatible for baud rates up to 115.2Kbps
- Selectable pulse modulation scheme
  - 3/16 of the baud rate period
  - Fixed pulse period, 8-bit programmable
  - Pulse modulation disabled
- Built-in filtering
- Can be connected to and used by any USART

### 25.2 Overview

Atmel AVR XMEGA devices contain an infrared communication module (IRCOM) that is IrDA compatible for baud rates up to 115.2Kbps. It can be connected to any USART to enable infrared pulse encoding/decoding for that USART.

## 26. AES and DES Crypto Engine

### 26.1 Features

- Data Encryption Standard (DES) CPU instruction
- Advanced Encryption Standard (AES) crypto module
- DES Instruction
  - Encryption and decryption
  - DES supported
  - Encryption/decryption in 16 CPU clock cycles per 8-byte block
- AES crypto module
  - Encryption and decryption
  - Supports 128-bit keys
  - Supports XOR data load mode to the state memory
  - Encryption/decryption in 375 clock cycles per 16-byte block

### 26.2 Overview

The Advanced Encryption Standard (AES) and Data Encryption Standard (DES) are two commonly used standards for cryptography. These are supported through an AES peripheral module and a DES CPU instruction, and the communication interfaces and the CPU can use these for fast, encrypted communication and secure data storage.

DES is supported by an instruction in the AVR CPU. The 8-byte key and 8-byte data blocks must be loaded into the register file, and then the DES instruction must be executed 16 times to encrypt/decrypt the data block.

The AES crypto module encrypts and decrypts 128-bit data blocks with the use of a 128-bit key. The key and data must be loaded into the key and state memory in the module before encryption/decryption is started. It takes 375 peripheral clock cycles before the encryption/decryption is done. The encrypted/decrypted data can then be read out, and an optional interrupt can be generated. The AES crypto module also has DMA support with transfer triggers when encryption/decryption is done and optional auto-start of encryption/decryption when the state memory is fully loaded.

## 27. CRC – Cyclic Redundancy Check Generator

### 27.1 Features

- Cyclic redundancy check (CRC) generation and checking for
  - Communication data
  - Program or data in flash memory
  - Data in SRAM and I/O memory space
- Integrated with flash memory, DMA controller and CPU
  - Continuous CRC on data going through a DMA channel
  - Automatic CRC of the complete or a selectable range of the flash memory
  - CPU can load data to the CRC generator through the I/O interface
- CRC polynomial software selectable to
  - CRC-16 (CRC-CCITT)
  - CRC-32 (IEEE 802.3)
- Zero remainder detection

### 27.2 Overview

A cyclic redundancy check (CRC) is an error detection technique test algorithm used to find accidental errors in data, and it is commonly used to determine the correctness of a data transmission, and data present in the data and program memories. A CRC takes a data stream or a block of data as input and generates a 16- or 32-bit output that can be appended to the data and used as a checksum. When the same data are later received or read, the device or application repeats the calculation. If the new CRC result does not match the one calculated earlier, the block contains a data error. The application will then detect this and may take a corrective action, such as requesting the data to be sent again or simply not using the incorrect data.

Typically, an n-bit CRC applied to a data block of arbitrary length will detect any single error burst not longer than n bits (any single alteration that spans no more than n bits of the data), and will detect the fraction  $1-2^{-n}$  of all longer error bursts. The CRC module in Atmel AVR XMEGA devices supports two commonly used CRC polynomials; CRC-16 (CRC-CCITT) and CRC-32 (IEEE 802.3).

- **CRC-16:**

Polynomial:  $x^{16}+x^{12}+x^5+1$

Hex value: 0x1021

- **CRC-32:**

Polynomial:  $x^{32}+x^{26}+x^{23}+x^{22}+x^{16}+x^{12}+x^{11}+x^{10}+x^8+x^7+x^5+x^4+x^2+x+1$

Hex value: 0x04C11DB7

## 28. EBI – External Bus Interface

### 28.1 Features

- Supports SRAM up to:
  - 512KB using 2- or 3-port EBI configuration
  - 16MB using 3- or 4-port EBI configuration
- Supports SDRAM up to:
  - 128Mb using 3- or 4-port EBI configuration
  - 4-bit SDRAM with 3-port EBI configuration
  - 4- or 8-bit SDRAM with 4-port EBI configuration
- Four software configurable chip selects
- Software configurable wait state insertion
- Can run from the 2x peripheral clock frequency for fast access
- Simultaneous SRAM and SDRAM support with 4-port EBI configuration

### 28.2 Overview

The External Bus Interface (EBI) is used to connect external peripherals and memory for access through the data memory space. When the EBI is enabled, data address space outside the internal SRAM becomes available using dedicated EBI pins.

The EBI can interface external SRAM, SDRAM, and peripherals, such as LCD displays and other memory mapped devices.

The address space for the external memory is selectable from 256 bytes (8-bit) up to 16MB (24-bit). Various multiplexing modes for address and data lines can be selected for optimal use of pins when more or fewer pins are available for the EBI. The complete memory will be mapped into one linear data address space continuing from the end of the internal SRAM.

The EBI has four chip selects, each with separate configuration. Each can be configured for SRAM, SRAM low pin count (LPC), or SDRAM.

The EBI is clocked from the fast, 2x peripheral clock, running up to two times faster than the CPU.

Four-bit and eight-bit SDRAM are supported, and SDRAM configurations, such as CAS latency and refresh rate, are configurable in software.



## 29. ADC – 12-bit Analog to Digital Converter

### 29.1 Features

- Two Analog to Digital Converters
- 12-bit resolution
- Up to two million samples per second
  - Two inputs can be sampled simultaneously using ADC and 1x gain stage
  - Four inputs can be sampled within 1.5 $\mu$ s
  - Down to 2.5 $\mu$ s conversion time with 8-bit resolution
  - Down to 3.5 $\mu$ s conversion time with 12-bit resolution
- Differential and single-ended input
  - Up to 16 single-ended inputs
  - 16x4 differential inputs without gain
  - 8x4 differential input with gain
- Built-in differential gain stage
  - 1/2x, 1x, 2x, 4x, 8x, 16x, 32x, and 64x gain options
- Single, continuous and scan conversion options
- Four internal inputs
  - Internal temperature sensor
  - DAC output
  - $V_{CC}$  voltage divided by 10
  - 1.1V bandgap voltage
- Four conversion channels with individual input control and result registers
  - Enable four parallel configurations and results
- Internal and external reference options
- Compare function for accurate monitoring of user defined thresholds
- Optional event triggered conversion for accurate timing
- Optional DMA transfer of conversion results
- Optional interrupt/event on compare result

### 29.2 Overview

The ADC converts analog signals to digital values. There are two Analog to Digital Converters (ADCs) modules that can be operated simultaneously, individually or synchronized.

The ADC has 12-bit resolution and is capable of converting up to two million samples per second (mSPS). The input selection is flexible, and both single-ended and differential measurements can be done. For differential measurements, an optional gain stage is available to increase the dynamic range. In addition, several internal signal inputs are available. The ADC can provide both signed and unsigned results.


This is a pipelined ADC that consists of several consecutive stages. The pipelined design allows a high sample rate at a low system clock frequency. It also means that a new input can be sampled and a new ADC conversion started while other ADC conversions are still ongoing. This removes dependencies between sample rate and propagation delay.

The ADC has four conversion channels (0-3) with individual input selection, result registers, and conversion start control. The ADC can then keep and use four parallel configurations and results, and this will ease use for applications with high data throughput or for multiple modules using the ADC independently. It is possible to use DMA to move ADC results directly to memory or peripherals when conversions are done.

Both internal and external reference voltages can be used. An integrated temperature sensor is available for use with the ADC. The output from the DAC,  $V_{CC}/10$  and the bandgap voltage can also be measured by the ADC.

The ADC has a compare function for accurate monitoring of user defined thresholds with minimum software intervention required.

Figure 29-1. ADC overview.



Two inputs can be sampled simultaneously as both the ADC and the gain stage include sample and hold circuits, and the gain stage has 1x gain setting.

Four inputs can be sampled within 1.5 $\mu$ s without any intervention by the application.

The ADC may be configured for 8- or 12-bit result, reducing the minimum conversion time (propagation delay) from 3.5 $\mu$ s for 12-bit to 2.5 $\mu$ s for 8-bit result.

ADC conversion results are provided left- or right adjusted with optional '1' or '0' padding. This eases calculation when the result is represented as a signed integer (signed 16-bit number).

PORTA and PORTB each has one ADC. Notation of these peripherals are ADCA and ADCB, respectively.

## 30. DAC – 12-bit Digital to Analog Converter


### 30.1 Features

- Two digital to analog converters (DACs)
- 12-bit resolution
- Two independent, continuous-drive output channels
- Up to one million samples per second conversion rate per DAC channel
- Built-in calibration that removes:
  - Offset error
  - Gain error
- Multiple conversion trigger sources
  - On new available data
  - Events from the event system
- High drive capabilities and support for
  - Resistive loads
  - Capacitive loads
  - Combined resistive and capacitive loads
- Internal and external reference options
- DAC output available as input to analog comparator and ADC
- Low-power mode, with reduced drive strength
- Optional DMA transfer of data

### 30.2 Overview

The digital-to-analog converter (DAC) converts digital values to voltages. The DAC has two channels, each with 12-bit resolution, and is capable of converting up to one million samples per second (mSPS) on each channel. The built-in calibration system can remove offset and gain error when loaded with calibration values from software.

Figure 30-1. DAC overview.



A DAC conversion is automatically started when new data to be converted are available. Events from the event system can also be used to trigger a conversion, and this enables synchronized and timed conversions between the DAC and other peripherals, such as a timer/counter. The DMA controller can be used to transfer data to the DAC.

The DAC has high drive strength, and is capable of driving both resistive and capacitive loads, as well as loads which combine both. A low-power mode is available, which will reduce the drive strength of the output.

Internal and external voltage references can be used. The DAC output is also internally available for use as input to the analog comparator or ADC.

PORTA and PORTB each has one DAC. Notation of these peripherals are DACA and DACB, respectively.

## 31. AC – Analog Comparator

### 31.1 Features

- Four Analog Comparators
- Selectable propagation delay versus current consumption
- Selectable hysteresis
  - No
  - Small
  - Large
- Analog comparator output available on pin
- Flexible input selection
  - All pins on the port
  - Output from the DAC
  - Bandgap reference voltage
  - A 64-level programmable voltage scaler of the internal  $V_{CC}$  voltage
- Interrupt and event generation on:
  - Rising edge
  - Falling edge
  - Toggle
- Window function interrupt and event generation on:
  - Signal above window
  - Signal inside window
  - Signal below window
- Constant current source with configurable output pin selection

### 31.2 Overview

The analog comparator (AC) compares the voltage levels on two inputs and gives a digital output based on this comparison. The analog comparator may be configured to generate interrupt requests and/or events upon several different combinations of input change.

Two important properties of the analog comparator's dynamic behavior are: hysteresis and propagation delay. Both of these parameters may be adjusted in order to achieve the optimal operation for each application.


The input selection includes analog port pins, several internal signals, and a 64-level programmable voltage scaler. The analog comparator output state can also be output on a pin for use by external devices.

A constant current source can be enabled and output on a selectable pin. This can be used to replace, for example, external resistors used to charge capacitors in capacitive touch sensing applications.

The analog comparators are always grouped in pairs on each port. These are called analog comparator 0 (AC0) and analog comparator 1 (AC1). They have identical behavior, but separate control registers. Used as pair, they can be set in window mode to compare a signal to a voltage range instead of a voltage level.


PORTA and PORTB each has one AC pair. Notations are ACA and ACB, respectively.

Figure 31-1. Analog comparator overview.



The window function is realized by connecting the external inputs of the two analog comparators in a pair as shown in Figure 31-2.

Figure 31-2. Analog comparator window function.



## 32. PDI – Programming and Debugging

### 32.1 Features

- Programming
  - External programming through PDI or JTAG interfaces
    - Minimal protocol overhead for fast operation
    - Built-in error detection and handling for reliable operation
  - Boot loader support for programming through any communication interface
- Debugging
  - Nonintrusive, real-time, on-chip debug system
  - No software or hardware resources required from device except pin connection
  - Program flow control
    - Go, Stop, Reset, Step Into, Step Over, Step Out, Run-to-Cursor
  - Unlimited number of user program breakpoints
  - Unlimited number of user data breakpoints, break on:
    - Data location read, write, or both read and write
    - Data location content equal or not equal to a value
    - Data location content is greater or smaller than a value
    - Data location content is within or outside a range
  - No limitation on device clock frequency
- Program and Debug Interface (PDI)
  - Two-pin interface for external programming and debugging
  - Uses the Reset pin and a dedicated pin
  - No I/O pins required during programming or debugging
- JTAG interface
  - Four-pin, IEEE Std. 1149.1 compliant interface for programming and debugging
  - Boundary scan capabilities according to IEEE Std. 1149.1 (JTAG)

### 32.2 Overview

The Program and Debug Interface (PDI) is an Atmel proprietary interface for external programming and on-chip debugging of a device.

The PDI supports fast programming of nonvolatile memory (NVM) spaces; flash, EEPROM, fuses, lock bits, and the user signature row.

Debug is supported through an on-chip debug system that offers nonintrusive, real-time debug. It does not require any software or hardware resources except for the device pin connection. Using the Atmel tool chain, it offers complete program flow control and support for an unlimited number of program and complex data breakpoints. Application debug can be done from a C or other high-level language source code level, as well as from an assembler and disassembler level.

Programming and debugging can be done through two physical interfaces. The primary one is the PDI physical layer, which is available on all devices. This is a two-pin interface that uses the Reset pin for the clock input (PDI\_CLK) and one other dedicated pin for data input and output (PDI\_DATA). A JTAG interface is also available on most devices, and this can be used for programming and debugging through the four-pin JTAG interface. The JTAG interface is IEEE Std. 1149.1 compliant, and supports boundary scan. Any external programmer or on-chip debugger/emulator can be directly connected to either of these interfaces. Unless otherwise stated, all references to the PDI assume access through the PDI physical layer.

## 33. Pinout and Pin Functions

The device pinout is shown in “Pinout/Block Diagram” on page 3. In addition to general purpose I/O functionality, each pin can have several alternate functions. This will depend on which peripheral is enabled and connected to the actual pin. Only one of the pin functions can be used at time.

### 33.1 Alternate Pin Function Description

The tables below show the notation for all pin functions available and describe its function.

#### 33.1.1 Operation/ Power Supply

$V_{CC}$	Digital supply voltage
$AV_{CC}$	Analog supply voltage
GND	Ground

#### 33.1.2 Port Interrupt functions

SYNC	Port pin with full synchronous and limited asynchronous interrupt function
ASYNCR	Port pin with full synchronous and full asynchronous interrupt function

#### 33.1.3 Analog functions

ACn	Analog Comparator input pin n
ACnOUT	Analog Comparator n Output
ADCn	Analog to Digital Converter input pin n
DACn	Digital to Analog Converter output pin n
$A_{REF}$	Analog Reference input pin

#### 33.1.4 External Bus Interface functions

An	Address line n	
Dn	Data line n	
$\overline{CSn}$	Chip Select n	
ALEn	Address Latch Enable pin n	(SRAM)
$\overline{RE}$	Read Enable	(SRAM)
$\overline{WE}$	External Data Memory Write	(SRAM /SDRAM)
BAn	Bank Address	(SDRAM)
$\overline{CAS}$	Column Access Strobe	(SDRAM)
CKE	SDRAM Clock Enable	(SDRAM)
CLK	SDRAM Clock	(SDRAM)
$\overline{DQM}$	Data Mask Signal/Output Enable	(SDRAM)
$\overline{RAS}$	Row Access Strobe	(SDRAM)



### 33.1.5 Timer/Counter and AWEX functions

OCnxLS	Output Compare Channel x Low Side for Timer/Counter n
OCnxHS	Output Compare Channel x High Side for Timer/Counter n

### 33.1.6 Communication functions

SCL	Serial Clock for TWI
SDA	Serial Data for TWI
SCLIN	Serial Clock In for TWI when external driver interface is enabled
SCLOUT	Serial Clock Out for TWI when external driver interface is enabled
SDAIN	Serial Data In for TWI when external driver interface is enabled
SDAOUT	Serial Data Out for TWI when external driver interface is enabled
XCKn	Transfer Clock for USART n
RXDn	Receiver Data for USART n
TXDn	Transmitter Data for USART n
$\overline{SS}$	Slave Select for SPI
MOSI	Master Out Slave In for SPI
MISO	Master In Slave Out for SPI
SCK	Serial Clock for SPI
D-	Data- for USB
D+	Data+ for USB

### 33.1.7 Oscillators, Clock and Event

TOSCn	Timer Oscillator pin n
XTALn	Input/Output for Oscillator pin n
CLKOUT	Peripheral Clock Output
EVOUT	Event Channel 0 Output

### 33.1.8 Debug/System functions

$\overline{RESET}$	Reset pin
PDI_CLK	Program and Debug Interface Clock pin
PDI_DATA	Program and Debug Interface Data pin
TCK	JTAG Test Clock
TDI	JTAG Test Data In
TDO	JTAG Test Data Out
TMS	JTAG Test Mode Select

## 33.2 Alternate Pin Functions

The tables below show the primary/default function for each pin on a port in the first column, the pin number in the second column, and then all alternate pin functions in the remaining columns. The head row shows what peripheral that enable and use the alternate pin functions.

For better flexibility, some alternate functions also have selectable pin locations for their functions, this is noted under the the first table where this apply.

**Table 33-1. Port A - alternate functions.**

PORTA	PIN #	INTERRUPT	ADCA POS /GAINPOS	ADCB POS	ADCA NEG	ADCA GAINNEG	ACA POS	ACA NEG	ACA OUT	DACA	REFA
GND	93										
AVCC	94										
PA0	95	SYNC	ADC0	ADC8	ADC0		AC0	AC0			AREF
PA1	96	SYNC	ADC1	ADC9	ADC1		AC1	AC1			
PA2	97	SYNC/ASYNC	ADC2	ADC10	ADC2		AC2			DAC0	
PA3	98	SYNC	ADC3	ADC11	ADC3		AC3	AC3		DAC1	
PA4	99	SYNC	ADC4	ADC12		ADC4	AC4				
PA5	100	SYNC	ADC5	ADC13		ADC5	AC5	AC5			
PA6	1	SYNC	ADC6	ADC14		ADC6	AC6		AC1OUT		
PA7	2	SYNC	ADC7	ADC15		ADC7		AC7	AC0OUT		

**Table 33-2. Port B - alternate functions.**

PORT B	PIN#	INTERRUPT	ADCAPOS	ADCBPOS/ GAINPOS	ADCB NEG	ADCB GAIN NEG	ACB POS	ACB NEG	ACB OUT	DACB	REFB	JTAG
GND	3											
AVCC	4											
PB0	5	SYNC	ADC8	ADC0	ADC0		AC0	AC0			AREF	
PB1	6	SYNC	ADC9	ADC1	ADC1		AC1	AC1				
PB2	7	SYNC/ASYNC	ADC10	ADC2	ADC2		AC2			DAC0		
PB3	8	SYNC	ADC11	ADC3	ADC3		AC3	AC3		DAC1		
PB4	9	SYNC	ADC12	ADC4		ADC4	AC4					TMS
PB5	10	SYNC	ADC13	ADC5		ADC5	AC5	AC5				TDI
PB6	11	SYNC	ADC14	ADC6		ADC6	AC6		AC1OUT			TCK
PB7	12	SYNC	ADC15	ADC7		ADC7		AC7	AC0OUT			TDO

**Table 33-3. Port C - alternate functions.**

PORT C	PIN#	INTERRUPT	TCC0 <sup>(1)(2)</sup>	AWEXC	TCC1	USARTC0 <sup>(3)</sup>	USARTC1	SPIC <sup>(4)</sup>	TWIC	CLOCKOUT <sup>(5)</sup>	EVENTOUT <sup>(6)</sup>
GND	13										
VCC	14										
PC0	15	SYNC	OC0A	$\overline{OC0ALS}$					SDA		
PC1	16	SYNC	OC0B	OC0AHS		XCK0			SCL		
PC2	17	SYNC/ASYNC	OC0C	$\overline{OC0BLS}$		RXD0					
PC3	18	SYNC	OC0D	OC0BHS		TXD0					
PC4	19	SYNC		$\overline{OC0CLS}$	OC1A			$\overline{SS}$			
PC5	20	SYNC		OC0CHS	OC1B		XCK1	MOSI			
PC6	21	SYNC		$\overline{OC0DLS}$			RXD1	MISO		clk <sub>RTC</sub>	
PC7	22	SYNC		OC0DHS			TXD1	SCK		clk <sub>PER</sub>	EVOUT

- Notes:
1. Pin mapping of all TC0 can optionally be moved to high nibble of port.
  2. If TC0 is configured as TC2 all eight pins can be used for PWM output.
  3. Pin mapping of all USART0 can optionally be moved to high nibble of port.
  4. Pins MOSI and SCK for all SPI can optionally be swapped.
  5. CLKOUT can optionally be moved between port C, D and E and between pin 4 and 7.
  6. EVOUT can optionally be moved between port C, D and E and between pin 4 and 7.

**Table 33-4. Port D - alternate functions.**

PORT D	PIN#	INTERRUPT	TCD0	TCD1	USB	USARTD0	USARTD1	SPID	TWID	CLOCKOUT	EVENTOUT
GND	23										
VCC	24										
PD0	25	SYNC	OC0A						SDA		
PD1	26	SYNC	OC0B			XCK0			SCL		
PD2	27	SYNC/ASYNC C	OC0C			RXD0					
PD3	28	SYNC	OC0D			TXD0					
PD4	29	SYNC		OC1A				$\overline{SS}$			
PD5	30	SYNC		OC1B			XCK1	MOSI			
PD6	31	SYNC			D-		RXD1	MISO			
PD7	32	SYNC			D+		TXD1	SCK		clk <sub>PER</sub>	EVOUT

**Table 33-5. Port E - alternate functions.**

PORT E	PIN #	INTERRUPT	TCE0	AWEXE	TCE1	USARTE0	USARTE1	SPIE	TWIE	CLOCKOUT	EVENTOUT
GND	33										
VCC	34										
PE0	35	SYNC	OC0A	$\overline{OC0ALS}$					SDA		
PE1	36	SYNC	OC0B	OC0AHS		XCK0			SCL		
PE2	37	SYNC/ASYNC	OC0C	$\overline{OC0BLS}$		RXD0					

PORT E	PIN #	INTERRUPT	TCE0	AWEXE	TCE1	USARTE0	USARTE1	SPIE	TWIE	CLOCKOUT	EVENTOUT
PE3	38	SYNC	OC0D	OC0BHS		TXD0					
PE4	39	SYNC		$\overline{\text{OC0CLS}}$	OC1A			$\overline{\text{SS}}$			
PE5	40	SYNC		OC0CHS	OC1B		XCK1	MOSI			
PE6	41	SYNC		$\overline{\text{OC0DLS}}$			RXD1	MISO			
PE7	42	SYNC		OC0DHS			TXD1	SCK		clk <sub>PER</sub>	EVOUT

**Table 33-6. Port F - alternate functions.**

PORT F	PIN #	INTERRUPT	TCF0	TCF1	USARTF0	USARTF1	SPIF	TWIF
GND	43							
VCC	44							
PF0	45	SYNC	OC0A					SDA
PF1	46	SYNC	OC0B		XCK0			SCL
PF2	47	SYNC/ASYNC	OC0C		RXD0			
PF3	48	SYNC	OC0D		TXD0			
PF4	49	SYNC		OC1A			$\overline{\text{SS}}$	
PF5	50	SYNC		OC1B		XCK1	MOSI	
PF6	51	SYNC				RXD1	MISO	
PF7	52	SYNC				TXD1	SCK	

**Table 33-7. Port H - alternate functions.**

PORT H	PIN #	INTERRUPT	SDRAM 3P	SRAM ALE1	SRAM ALE12	LPC3 ALE1	LPC2 ALE1	LPC2 ALE12
GND	53							
VCC	54							
PH0	55	SYNC	$\overline{\text{WE}}$	$\overline{\text{WE}}$	$\overline{\text{WE}}$	$\overline{\text{WE}}$	$\overline{\text{WE}}$	$\overline{\text{WE}}$
PH1	56	SYNC	$\overline{\text{CAS}}$	$\overline{\text{RE}}$	$\overline{\text{RE}}$	$\overline{\text{RE}}$	$\overline{\text{RE}}$	$\overline{\text{RE}}$
PH2	57	SYNC/ASYNC	$\overline{\text{RAS}}$	$\overline{\text{ALE1}}$	$\overline{\text{ALE1}}$	$\overline{\text{ALE1}}$	$\overline{\text{ALE1}}$	$\overline{\text{ALE1}}$
PH3	58	SYNC	$\overline{\text{DQM}}$		$\overline{\text{ALE2}}$			$\overline{\text{ALE2}}$
PH4	59	SYNC	BA0	$\overline{\text{CS0/A16}}$	$\overline{\text{CS0}}$	$\overline{\text{CS0/A16}}$	$\overline{\text{CS0}}$	$\overline{\text{CS0/A16}}$
PH5	60	SYNC	BA1	$\overline{\text{CS1/A17}}$	$\overline{\text{CS1}}$	$\overline{\text{CS1/A17}}$	$\overline{\text{CS1}}$	$\overline{\text{CS1/A17}}$
PH6	61	SYNC	CKE	$\overline{\text{CS2/A18}}$	$\overline{\text{CS2}}$	$\overline{\text{CS2/A18}}$	$\overline{\text{CS2}}$	$\overline{\text{CS2/A18}}$
PH7	62	SYNC	CLK	$\overline{\text{CS3/A19}}$	$\overline{\text{CS3}}$	$\overline{\text{CS3/A19}}$	$\overline{\text{CS3}}$	$\overline{\text{CS3/A19}}$

- Notes:
1. CS0 - CS3 can optionally be moved to Port E or F
  2. A16-A23 can optionally be moved to Port E or F when EBI configured in 4PORT mode. Refer to the EBIOUT register description in the XMEGA AU Manual.

**Table 33-8. Port J - alternate functions.**

PORT J	PIN #	INTERRUPT	SDRAM 3P	SRAM ALE1	SRAM ALE12	LPC3 ALE1	LPC2 ALE1	LPC2 ALE12
GND	63							
VCC	64							
PJ0	65	SYNC	D0	D0	D0	D0/A0	D0/A0	D0/A0/A8
PJ1	66	SYNC	D1	D1	D1	D1/A1	D1/A1	D1/A1/A9
PJ2	67	SYNC/ASYNC	D2	D2	D2	D2/A2	D2/A2	D2/A2/A10
PJ3	68	SYNC	D3	D3	D3	D3/A3	D3/A3	D3/A3/A11
PJ4	69	SYNC	A8	D4	D4	D4/A4	D4/A4	D4/A4/A12
PJ5	70	SYNC	A9	D5	D5	D5/A5	D5/A5	D5/A5/A13
PJ6	71	SYNC	A10	D6	D6	D6/A6	D6/A6	D6/A6/A14
PJ7	72	SYNC	A11	D7	D7	D7/A7	D7/A7	D7/A7/A15

**Table 33-9. Port K - alternate functions.**

PORT K	PIN #	INTERRUPT	SDRAM 3P	SRAM ALE1	SRAM ALE2	LPC3 ALE1
GND	73					
VCC	74					
PK0	75	SYNC	A0	A0/A8	A0/A8/A16	A8
PK1	76	SYNC	A1	A1/A9	A1/A9/A17	A9
PK2	77	SYNC/ASYNC	A2	A2/A10	A2/A10/A18	A10
PK3	78	SYNC	A3	A3/A11	A3/A11/A19	A11
PK4	79	SYNC	A4	A4/A12	A4/A12/A20	A12
PK5	80	SYNC	A5	A5/A13	A5/A13/A21	A13
PK6	81	SYNC	A6	A6/A14	A6/A14/A22	A14
PK7	82	SYNC	A7	A7/A15	A7/A15/A23	A15

**Table 33-10. Port Q - alternate functions.**

PORT Q	PIN #	INTERRUPT	TOSC
VCC	83		
GND	84		
PQ0	85	SYNC	TOSC1
PQ1	86	SYNC	TOSC2
PQ2	87	SYNC/ASYNC	
PQ3	88	SYNC	

**Table 33-11. Port R - alternate functions.**

PORT R	PIN #	INTERRUPT	PDI	XTAL
PDI	89		PDI_DATA	
$\overline{\text{RESET}}$	90		PDI_CLOCK	
PRO	91	SYNC		XTAL2
PR1	92	SYNC		XTAL1

## 34. Peripheral Module Address Map

The address maps show the base address for each peripheral and module in XMEGA A1U. For complete register description and summary for each peripheral module, refer to the XMEGA AU manual.

**Table 34-1. Peripheral module address map.**

Base address	Name	Description
0x0000	GPIO	General Purpose IO Registers
0x0010	VPORT0	Virtual Port 0
0x0014	VPORT1	Virtual Port 1
0x0018	VPORT2	Virtual Port 2
0x001C	VPORT3	Virtual Port 3
0x0030	CPU	CPU
0x0040	CLK	Clock Control
0x0048	SLEEP	Sleep Controller
0x0050	OSC	Oscillator Control
0x0060	DFLLRC32M	DFLL for the 32MHz Internal RC Oscillator
0x0068	DFLLRC2M	DFLL for the 2MHz RC Oscillator
0x0070	PR	Power Reduction
0x0078	RST	Reset Controller
0x0080	WDT	Watch-Dog Timer
0x0090	MCU	MCU Control
0x00A0	PMIC	Programmable Multilevel Interrupt Controller
0x00B0	PORTCFG	Port Configuration
0x00C0	AES	AES Module
0x00D0	CRC	CRC Module
0x0100	DMA	DMA Controller
0x0180	EVSYS	Event System
0x01C0	NVM	Non Volatile Memory (NVM) Controller
0x0200	ADCA	Analog to Digital Converter on port A
0x0240	ADCB	Analog to Digital Converter on port B
0x0300	DACA	Digital to Analog Converter on port A
0x0320	DACB	Digital to Analog Converter on port B
0x0380	ACA	Analog Comparator pair on port A
0x0390	ACB	Analog Comparator pair on port B
0x0400	RTC	Real Time Counter

Base address	Name	Description
0x0440	EBI	External Bus Interface
0x0480	TWIC	Two Wire Interface on port C
0x0490	TWID	Two Wire Interface on port D
0x04A0	TWIE	Two Wire Interface on port E
0x04B0	TWIF	Two Wire Interface on port F
0x04C0	USB	USB Device
0x0600	PORTA	Port A
0x0620	PORTB	Port B
0x0640	PORTC	Port C
0x0660	PORTD	Port D
0x0680	PORTE	Port E
0x06A0	PORTF	Port F
0x06E0	PORTH	Port H
0x0700	PORTJ	Port J
0x0720	PORTK	Port K
0x07C0	PORTQ	Port Q
0x07E0	PORTR	Port R
0x0800	TCC0	Timer/Counter 0 on port C
0x0840	TCC1	Timer/Counter 1 on port C
0x0880	AWEXC	Advanced Waveform Extension on port C
0x0890	HIRESC	High Resolution Extension on port C
0x08A0	USARTC0	USART 0 on port C
0x08B0	USARTC1	USART 1 on port C
0x08C0	SPIC	Serial Peripheral Interface on port C
0x08F8	IRCOM	Infrared Communication Module
0x0900	TCD0	Timer/Counter 0 on port D
0x0940	TCD1	Timer/Counter 1 on port D
0x0990	HIRESD	High Resolution Extension on port D
0x09A0	USARTD0	USART 0 on port D
0x09B0	USARTD1	USART 1 on port D
0x09C0	SPID	Serial Peripheral Interface on port D
0x0A00	TCE0	Timer/Counter 0 on port E
0x0A40	TCE1	Timer/Counter 1 on port E



Base address	Name	Description
0x0A80	AWEXE	Advanced Waveform Extension on port E
0x0A90	HIRESE	High Resolution Extension on port E
0x0AA0	USARTE0	USART 0 on port E
0x0AB0	USARTE1	USART 1 on port E
0x0AC0	SPIE	Serial Peripheral Interface on port E
0x0B00	TCF0	Timer/Counter 0 on port F
0x0B40	TCF1	Timer/Counter 1 on port F
0x0B90	HIRESF	High Resolution Extension on port F
0x0BA0	USARTF0	USART 0 on port F
0x0BB0	USARTF1	USART 1 on port F
0x0BC0	SPIF	Serial Peripheral Interface on port F

## 35. Instruction Set Summary

Mnemonics	Operands	Description	Operation	Flags	#Clocks
<b>Arithmetic and Logic Instructions</b>					
ADD	Rd, Rr	Add without Carry	$Rd \leftarrow Rd + Rr$	Z,C,N,V,S,H	1
ADC	Rd, Rr	Add with Carry	$Rd \leftarrow Rd + Rr + C$	Z,C,N,V,S,H	1
ADIW	Rd, K	Add Immediate to Word	$Rd \leftarrow Rd + 1:Rd + K$	Z,C,N,V,S	2
SUB	Rd, Rr	Subtract without Carry	$Rd \leftarrow Rd - Rr$	Z,C,N,V,S,H	1
SUBI	Rd, K	Subtract Immediate	$Rd \leftarrow Rd - K$	Z,C,N,V,S,H	1
SBC	Rd, Rr	Subtract with Carry	$Rd \leftarrow Rd - Rr - C$	Z,C,N,V,S,H	1
SBCI	Rd, K	Subtract Immediate with Carry	$Rd \leftarrow Rd - K - C$	Z,C,N,V,S,H	1
SBIW	Rd, K	Subtract Immediate from Word	$Rd + 1:Rd \leftarrow Rd + 1:Rd - K$	Z,C,N,V,S	2
AND	Rd, Rr	Logical AND	$Rd \leftarrow Rd \bullet Rr$	Z,N,V,S	1
ANDI	Rd, K	Logical AND with Immediate	$Rd \leftarrow Rd \bullet K$	Z,N,V,S	1
OR	Rd, Rr	Logical OR	$Rd \leftarrow Rd \vee Rr$	Z,N,V,S	1
ORI	Rd, K	Logical OR with Immediate	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
EOR	Rd, Rr	Exclusive OR	$Rd \leftarrow Rd \oplus Rr$	Z,N,V,S	1
COM	Rd	One's Complement	$Rd \leftarrow \$FF - Rd$	Z,C,N,V,S	1
NEG	Rd	Two's Complement	$Rd \leftarrow \$00 - Rd$	Z,C,N,V,S,H	1
SBR	Rd,K	Set Bit(s) in Register	$Rd \leftarrow Rd \vee K$	Z,N,V,S	1
CBR	Rd,K	Clear Bit(s) in Register	$Rd \leftarrow Rd \bullet (\$FFh - K)$	Z,N,V,S	1
INC	Rd	Increment	$Rd \leftarrow Rd + 1$	Z,N,V,S	1
DEC	Rd	Decrement	$Rd \leftarrow Rd - 1$	Z,N,V,S	1
TST	Rd	Test for Zero or Minus	$Rd \leftarrow Rd \bullet Rd$	Z,N,V,S	1
CLR	Rd	Clear Register	$Rd \leftarrow Rd \oplus Rd$	Z,N,V,S	1
SER	Rd	Set Register	$Rd \leftarrow \$FF$	None	1
MUL	Rd,Rr	Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr$ (UU)	Z,C	2
MULS	Rd,Rr	Multiply Signed	$R1:R0 \leftarrow Rd \times Rr$ (SS)	Z,C	2
MULSU	Rd,Rr	Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr$ (SU)	Z,C	2
FMUL	Rd,Rr	Fractional Multiply Unsigned	$R1:R0 \leftarrow Rd \times Rr \ll 1$ (UU)	Z,C	2
FMULS	Rd,Rr	Fractional Multiply Signed	$R1:R0 \leftarrow Rd \times Rr \ll 1$ (SS)	Z,C	2
FMULSU	Rd,Rr	Fractional Multiply Signed with Unsigned	$R1:R0 \leftarrow Rd \times Rr \ll 1$ (SU)	Z,C	2
DES	K	Data Encryption	if (H = 0) then R15:R0 $\leftarrow$ Encrypt(R15:R0, K) else if (H = 1) then R15:R0 $\leftarrow$ Decrypt(R15:R0, K)		1/2
<b>Branch instructions</b>					
RJMP	k	Relative Jump	$PC \leftarrow PC + k + 1$	None	2
IJMP		Indirect Jump to (Z)	$PC(15:0) \leftarrow Z,$ $PC(21:16) \leftarrow 0$	None	2
EIJMP		Extended Indirect Jump to (Z)	$PC(15:0) \leftarrow Z,$ $PC(21:16) \leftarrow EIND$	None	2
JMP	k	Jump	$PC \leftarrow k$	None	3
RCALL	k	Relative Call Subroutine	$PC \leftarrow PC + k + 1$	None	2 / 3 <sup>(1)</sup>

Mnemonics	Operands	Description	Operation	Flags	#Clocks
ICALL		Indirect Call to (Z)	PC(15:0) ← Z, PC(21:16) ← 0	None	2 / 3 <sup>(1)</sup>
EICALL		Extended Indirect Call to (Z)	PC(15:0) ← Z, PC(21:16) ← EIND	None	3 <sup>(1)</sup>
CALL	k	call Subroutine	PC ← k	None	3 / 4 <sup>(1)</sup>
RET		Subroutine Return	PC ← STACK	None	4 / 5 <sup>(1)</sup>
RETI		Interrupt Return	PC ← STACK	I	4 / 5 <sup>(1)</sup>
CPSE	Rd,Rr	Compare, Skip if Equal	if (Rd = Rr) PC ← PC + 2 or 3	None	1 / 2 / 3
CP	Rd,Rr	Compare	Rd - Rr	Z,C,N,V,S,H	1
CPC	Rd,Rr	Compare with Carry	Rd - Rr - C	Z,C,N,V,S,H	1
CPI	Rd,K	Compare with Immediate	Rd - K	Z,C,N,V,S,H	1
SBRC	Rr, b	Skip if Bit in Register Cleared	if (Rr(b) = 0) PC ← PC + 2 or 3	None	1 / 2 / 3
SBRS	Rr, b	Skip if Bit in Register Set	if (Rr(b) = 1) PC ← PC + 2 or 3	None	1 / 2 / 3
SBIC	A, b	Skip if Bit in I/O Register Cleared	if (I/O(A,b) = 0) PC ← PC + 2 or 3	None	2 / 3 / 4
SBIS	A, b	Skip if Bit in I/O Register Set	if (I/O(A,b) = 1) PC ← PC + 2 or 3	None	2 / 3 / 4
BRBS	s, k	Branch if Status Flag Set	if (SREG(s) = 1) then PC ← PC + k + 1	None	1 / 2
BRBC	s, k	Branch if Status Flag Cleared	if (SREG(s) = 0) then PC ← PC + k + 1	None	1 / 2
BREQ	k	Branch if Equal	if (Z = 1) then PC ← PC + k + 1	None	1 / 2
BRNE	k	Branch if Not Equal	if (Z = 0) then PC ← PC + k + 1	None	1 / 2
BRCS	k	Branch if Carry Set	if (C = 1) then PC ← PC + k + 1	None	1 / 2
BRCC	k	Branch if Carry Cleared	if (C = 0) then PC ← PC + k + 1	None	1 / 2
BRSH	k	Branch if Same or Higher	if (C = 0) then PC ← PC + k + 1	None	1 / 2
BRLO	k	Branch if Lower	if (C = 1) then PC ← PC + k + 1	None	1 / 2
BRMI	k	Branch if Minus	if (N = 1) then PC ← PC + k + 1	None	1 / 2
BRPL	k	Branch if Plus	if (N = 0) then PC ← PC + k + 1	None	1 / 2
BRGE	k	Branch if Greater or Equal, Signed	if (N ⊕ V = 0) then PC ← PC + k + 1	None	1 / 2
BRLT	k	Branch if Less Than, Signed	if (N ⊕ V = 1) then PC ← PC + k + 1	None	1 / 2
BRHS	k	Branch if Half Carry Flag Set	if (H = 1) then PC ← PC + k + 1	None	1 / 2
BRHC	k	Branch if Half Carry Flag Cleared	if (H = 0) then PC ← PC + k + 1	None	1 / 2
BRTS	k	Branch if T Flag Set	if (T = 1) then PC ← PC + k + 1	None	1 / 2
BRTC	k	Branch if T Flag Cleared	if (T = 0) then PC ← PC + k + 1	None	1 / 2
BRVS	k	Branch if Overflow Flag is Set	if (V = 1) then PC ← PC + k + 1	None	1 / 2
BRVC	k	Branch if Overflow Flag is Cleared	if (V = 0) then PC ← PC + k + 1	None	1 / 2
BRIE	k	Branch if Interrupt Enabled	if (I = 1) then PC ← PC + k + 1	None	1 / 2
BRID	k	Branch if Interrupt Disabled	if (I = 0) then PC ← PC + k + 1	None	1 / 2
<b>Data transfer instructions</b>					
MOV	Rd, Rr	Copy Register	Rd ← Rr	None	1
MOVW	Rd, Rr	Copy Register Pair	Rd+1:Rd ← Rr+1:Rr	None	1
LDI	Rd, K	Load Immediate	Rd ← K	None	1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
LDS	Rd, k	Load Direct from data space	Rd ← (k)	None	2 <sup>(1)(2)</sup>
LD	Rd, X	Load Indirect	Rd ← (X)	None	1 <sup>(1)(2)</sup>
LD	Rd, X+	Load Indirect and Post-Increment	Rd ← (X) X ← X + 1	None	1 <sup>(1)(2)</sup>
LD	Rd, -X	Load Indirect and Pre-Decrement	X ← X - 1, Rd ← (X)	None	2 <sup>(1)(2)</sup>
LD	Rd, Y	Load Indirect	Rd ← (Y)	None	1 <sup>(1)(2)</sup>
LD	Rd, Y+	Load Indirect and Post-Increment	Rd ← (Y) Y ← Y + 1	None	1 <sup>(1)(2)</sup>
LD	Rd, -Y	Load Indirect and Pre-Decrement	Y ← Y - 1, Rd ← (Y)	None	2 <sup>(1)(2)</sup>
LDD	Rd, Y+q	Load Indirect with Displacement	Rd ← (Y + q)	None	2 <sup>(1)(2)</sup>
LD	Rd, Z	Load Indirect	Rd ← (Z)	None	1 <sup>(1)(2)</sup>
LD	Rd, Z+	Load Indirect and Post-Increment	Rd ← (Z), Z ← Z + 1	None	1 <sup>(1)(2)</sup>
LD	Rd, -Z	Load Indirect and Pre-Decrement	Z ← Z - 1, Rd ← (Z)	None	2 <sup>(1)(2)</sup>
LDD	Rd, Z+q	Load Indirect with Displacement	Rd ← (Z + q)	None	2 <sup>(1)(2)</sup>
STS	k, Rr	Store Direct to Data Space	(k) ← Rr	None	2 <sup>(1)</sup>
ST	X, Rr	Store Indirect	(X) ← Rr	None	1 <sup>(1)</sup>
ST	X+, Rr	Store Indirect and Post-Increment	(X) ← Rr, X ← X + 1	None	1 <sup>(1)</sup>
ST	-X, Rr	Store Indirect and Pre-Decrement	X ← X - 1, (X) ← Rr	None	2 <sup>(1)</sup>
ST	Y, Rr	Store Indirect	(Y) ← Rr	None	1 <sup>(1)</sup>
ST	Y+, Rr	Store Indirect and Post-Increment	(Y) ← Rr, Y ← Y + 1	None	1 <sup>(1)</sup>
ST	-Y, Rr	Store Indirect and Pre-Decrement	Y ← Y - 1, (Y) ← Rr	None	2 <sup>(1)</sup>
STD	Y+q, Rr	Store Indirect with Displacement	(Y + q) ← Rr	None	2 <sup>(1)</sup>
ST	Z, Rr	Store Indirect	(Z) ← Rr	None	1 <sup>(1)</sup>
ST	Z+, Rr	Store Indirect and Post-Increment	(Z) ← Rr, Z ← Z + 1	None	1 <sup>(1)</sup>
ST	-Z, Rr	Store Indirect and Pre-Decrement	Z ← Z - 1, (Z) ← Rr	None	2 <sup>(1)</sup>
STD	Z+q, Rr	Store Indirect with Displacement	(Z + q) ← Rr	None	2 <sup>(1)</sup>
LPM		Load Program Memory	R0 ← (Z)	None	3
LPM	Rd, Z	Load Program Memory	Rd ← (Z)	None	3
LPM	Rd, Z+	Load Program Memory and Post-Increment	Rd ← (Z), Z ← Z + 1	None	3
ELPM		Extended Load Program Memory	R0 ← (RAMPZ:Z)	None	3
ELPM	Rd, Z	Extended Load Program Memory	Rd ← (RAMPZ:Z)	None	3
ELPM	Rd, Z+	Extended Load Program Memory and Post-Increment	Rd ← (RAMPZ:Z), Z ← Z + 1	None	3
SPM		Store Program Memory	(RAMPZ:Z) ← R1:R0	None	-
SPM	Z+	Store Program Memory and Post-Increment by 2	(RAMPZ:Z) ← R1:R0, Z ← Z + 2	None	-


Mnemonics	Operands	Description	Operation	Flags	#Clocks
IN	Rd, A	In From I/O Location	Rd ← I/O(A)	None	1
OUT	A, Rr	Out To I/O Location	I/O(A) ← Rr	None	1
PUSH	Rr	Push Register on Stack	STACK ← Rr	None	1 <sup>(1)</sup>
POP	Rd	Pop Register from Stack	Rd ← STACK	None	2 <sup>(1)</sup>
XCH	Z, Rd	Exchange RAM location	Temp ← Rd, Rd ← (Z), Temp ← Temp	None	2
LAS	Z, Rd	Load and Set RAM location	Temp ← Rd, Rd ← (Z), Temp ← Temp v (Z)	None	2
LAC	Z, Rd	Load and Clear RAM location	Temp ← Rd, Rd ← (Z), Temp ← (\$FFh – Rd) • (Z)	None	2
LAT	Z, Rd	Load and Toggle RAM location	Temp ← Rd, Rd ← (Z), Temp ← Temp ⊕ (Z)	None	2
<b>Bit and bit-test instructions</b>					
LSL	Rd	Logical Shift Left	Rd(n+1) ← Rd(n), Rd(0) ← 0, C ← Rd(7)	Z,C,N,V,H	1
LSR	Rd	Logical Shift Right	Rd(n) ← Rd(n+1), Rd(7) ← 0, C ← Rd(0)	Z,C,N,V	1
ROL	Rd	Rotate Left Through Carry	Rd(0) ← C, Rd(n+1) ← Rd(n), C ← Rd(7)	Z,C,N,V,H	1
ROR	Rd	Rotate Right Through Carry	Rd(7) ← C, Rd(n) ← Rd(n+1), C ← Rd(0)	Z,C,N,V	1
ASR	Rd	Arithmetic Shift Right	Rd(n) ← Rd(n+1), n=0..6	Z,C,N,V	1
SWAP	Rd	Swap Nibbles	Rd(3..0) ↔ Rd(7..4)	None	1
BSET	s	Flag Set	SREG(s) ← 1	SREG(s)	1
BCLR	s	Flag Clear	SREG(s) ← 0	SREG(s)	1
SBI	A, b	Set Bit in I/O Register	I/O(A, b) ← 1	None	1
CBI	A, b	Clear Bit in I/O Register	I/O(A, b) ← 0	None	1
BST	Rr, b	Bit Store from Register to T	T ← Rr(b)	T	1
BLD	Rd, b	Bit load from T to Register	Rd(b) ← T	None	1
SEC		Set Carry	C ← 1	C	1
CLC		Clear Carry	C ← 0	C	1
SEN		Set Negative Flag	N ← 1	N	1
CLN		Clear Negative Flag	N ← 0	N	1
SEZ		Set Zero Flag	Z ← 1	Z	1
CLZ		Clear Zero Flag	Z ← 0	Z	1
SEI		Global Interrupt Enable	I ← 1	I	1
CLI		Global Interrupt Disable	I ← 0	I	1
SES		Set Signed Test Flag	S ← 1	S	1
CLS		Clear Signed Test Flag	S ← 0	S	1

Mnemonics	Operands	Description	Operation	Flags	#Clocks
SEV		Set Two's Complement Overflow	V ← 1	V	1
CLV		Clear Two's Complement Overflow	V ← 0	V	1
SET		Set T in SREG	T ← 1	T	1
CLT		Clear T in SREG	T ← 0	T	1
SEH		Set Half Carry Flag in SREG	H ← 1	H	1
CLH		Clear Half Carry Flag in SREG	H ← 0	H	1
<b>MCU control instructions</b>					
BREAK		Break	(See specific descr. for BREAK)	None	1
NOP		No Operation		None	1
SLEEP		Sleep	(see specific descr. for Sleep)	None	1
WDR		Watchdog Reset	(see specific descr. for WDR)	None	1

- Notes:
1. Cycle times for Data memory accesses assume internal memory accesses, and are not valid for accesses via the external RAM interface.
  2. One extra cycle must be added when accessing Internal SRAM.

## 36. Packaging information

### 36.1 100A



**COMMON DIMENSIONS**  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	–	–	1.20	
A1	0.05	–	0.15	
A2	0.95	1.00	1.05	
D	15.75	16.00	16.25	
D1	13.90	14.00	14.10	Note 2
E	15.75	16.00	16.25	
E1	13.90	14.00	14.10	Note 2
B	0.17	–	0.27	
C	0.09	–	0.20	
L	0.45	–	0.75	
e	0.50 TYP			

**Notes:**

1. This package conforms to JEDEC reference MS-026, Variation AED.
2. Dimensions D1 and E1 do not include mold protrusion. Allowable protrusion is 0.25mm per side. Dimensions D1 and E1 are maximum plastic body size dimensions including mold mismatch.
3. Lead coplanarity is 0.08mm maximum.

2010-10-20



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**100A**, 100-lead, 14 x 14mm Body Size, 1.0mm Body Thickness,  
0.5mm Lead Pitch, Thin Profile Plastic Quad Flat Package (TQFP)


**DRAWING NO.**

100A


**REV.**

D


# 36.2 100C1



TOP VIEW



SIDE VIEW



BOTTOM VIEW

COMMON DIMENSIONS  
(Unit of Measure = mm)

SYMBOL	MIN	NOM	MAX	NOTE
A	1.10	-	1.20	
A1	0.30	0.35	0.40	
D	8.90	9.00	9.10	
E	8.90	9.00	9.10	
D1	7.10	7.20	7.30	
E1	7.10	7.20	7.30	
Øb	0.35	0.40	0.45	
e	0.80 TYP			

5/25/06



2325 Orchard Parkway  
San Jose, CA 95131

**TITLE**

**100C1**, 100-ball, 9 x 9 x 1.2 mm Body, Ball Pitch 0.80 mm  
Chip Array BGA Package (CBGA)

**DRAWING NO.**


100C1

**REV.**

A



### 36.3 100C2



## 37. Electrical Characteristics

All typical values are measured at  $T = 25^{\circ}\text{C}$  unless other temperature condition is given. All minimum and maximum values are valid across operating temperature and voltage unless other conditions are given.

Note: For devices that are not available yet, preliminary values in this datasheet are based on simulations, and/or characterization of similar AVR XMEGA microcontrollers. After the device is characterized the final values will be available, hence existing values can change. Missing minimum and maximum values will be available after the device is characterized.

### 37.1 ATxmega64A1U

#### 37.1.1 Absolute Maximum Ratings

Stresses beyond those listed in [Table 37-1 on page 74](#) under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 37-1. Absolute maximum ratings.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		-0.3		4	V
$I_{VCC}$	Current into a $V_{CC}$ pin				200	mA
$I_{GND}$	Current out of a Gnd pin				200	
$V_{PIN}$	Pin voltage with respect to Gnd and $V_{CC}$		-0.5		$V_{CC}+0.5$	V
$I_{PIN}$	I/O pin sink/source current		-25		25	mA
$T_A$	Storage temperature		-65		150	$^{\circ}\text{C}$
$T_j$	Junction temperature				150	

#### 37.1.2 General Operating Ratings

The device must operate within the ratings listed in [Table 37-2](#) in order for all other electrical characteristics and typical characteristics of the device to be valid.

**Table 37-2. General operating conditions.**


Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		1.60		3.6	V
$AV_{CC}$	Analog supply voltage		1.60		3.6	
$T_A$	Temperature range		-40		85	$^{\circ}\text{C}$
$T_j$	Junction temperature		-40		105	

**Table 37-3. Operating voltage and frequency.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Clk <sub>CPU</sub>	CPU clock frequency	V <sub>CC</sub> = 1.6V	0		12	MHz
		V <sub>CC</sub> = 1.8V	0		12	
		V <sub>CC</sub> = 2.7V	0		32	
		V <sub>CC</sub> = 3.6V	0		32	

The maximum CPU clock frequency depends on V<sub>CC</sub>. As shown in [Figure 37-1](#) the Frequency vs. V<sub>CC</sub> curve is linear between 1.8V < V<sub>CC</sub> < 2.7V.

**Figure 37-1. Maximum Frequency vs. V<sub>CC</sub>.**



### 37.1.3 Current consumption

Table 37-4. Current consumption for Active mode and sleep modes.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units		
I <sub>CC</sub>	Active power consumption <sup>(1)</sup>	32kHz, Ext. Clk	V <sub>CC</sub> = 1.8V		50		μA	
			V <sub>CC</sub> = 3.0V		95			
		1MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		350			
			V <sub>CC</sub> = 3.0V		700			
		2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		650	700		
			V <sub>CC</sub> = 3.0V		1.2	1.4	mA	
		32MHz, Ext. Clk			15	20		
		Idle power consumption <sup>(1)</sup>	32kHz, Ext. Clk	V <sub>CC</sub> = 1.8V		3.5		μA
				V <sub>CC</sub> = 3.0V		6.4		
			1MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		109		
	V <sub>CC</sub> = 3.0V				200			
	2MHz, Ext. Clk		V <sub>CC</sub> = 1.8V		290	380		
			V <sub>CC</sub> = 3.0V		476	650	mA	
	32MHz, Ext. Clk				6.6	9.2		
	Power-down power consumption		T = 25°C	V <sub>CC</sub> = 1.8V		0.1	1.0	μA
				V <sub>CC</sub> = 3.0V		0.1	1.0	
			T = 85°C			1.7	5.0	
		WDT and sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 3.0V		1.3	3.0		
			V <sub>CC</sub> = 3.0V		3.1	10		
		WDT and sampled BOD enabled, T = 85°C						
	Power-save power consumption <sup>(2)</sup>	RTC on ULP clock, WDT and sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 1.8V		1.2		μA	
			V <sub>CC</sub> = 3.0V		1.3			
		RTC on 1.024kHz low power 32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 1.8V		0.7	2.0		
			V <sub>CC</sub> = 3.0V		0.8	2.0		
		RTC from low power 32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 1.8V		0.9	3.0		
			V <sub>CC</sub> = 3.0V		1.0	3.0		
	Reset power consumption	Current through $\overline{\text{RESET}}$ pin subtracted	V <sub>CC</sub> = 3.0V		914			

- Notes:
1. All Power Reduction Registers set.
  2. Maximum limits are based on characterization, and not tested in production.

**Table 37-5. Current consumption for modules and peripherals.**

Symbol	Parameter	Condition <sup>(1)</sup>	Min.	Typ.	Max.	Units	
I <sub>CC</sub>	ULP oscillator			1.0		μA	
	32.768kHz int. oscillator			27			
	2MHz int. oscillator				85		
		DFLL enabled with 32.768kHz int. osc. as reference			120		
	32MHz int. oscillator				310		
		DFLL enabled with 32.768kHz int. osc. as reference			560		
	Watchdog timer			1.0			
	BOD	Continuous mode			126		
		Sampled mode, includes ULP oscillator			1.2		
	Internal 1.0V reference				89		
	Temperature sensor				83		
	ADC	250ksps V <sub>REF</sub> = Ext ref	CURRLIMIT = LOW		3.0		mA
			CURRLIMIT = MEDIUM		2.6		
			CURRLIMIT = HIGH		2.1		
	DAC	250ksps V <sub>REF</sub> = Ext ref No load	Normal mode		1.9		mA
Low Power mode				1.1			
AC	High speed mode			324		μA	
	Low power mode			122			
DMA	615KBps between I/O registers and SRAM			140			
Timer/counter				20			
USART	Rx and Tx enabled, 9600 BAUD			4			
	Flash memory and EEPROM programming			4		mA	

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at V<sub>CC</sub> = 3.0V, Clk<sub>SYS</sub> = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.


### 37.1.4 Wake-up time from sleep modes

**Table 37-6. Device wake-up time from sleep modes with various system clock sources.**

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
$t_{\text{wake-up}}$	Wake-up time from idle, standby, and extended standby mode	External 2MHz clock		2.0		$\mu\text{s}$
		32.768kHz internal oscillator		120		
		2MHz internal oscillator		2.0		
		32MHz internal oscillator		0.2		
	Wake-up time from Power-save and Power-down mode	External 2MHz clock		4.5		
		32.768kHz internal oscillator		320		
		2MHz internal oscillator		10		
		32MHz internal oscillator		5.5		

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see [Figure 37-2](#). All peripherals and modules start execution from the first clock cycle, except the CPU that is halted for four clock cycles before program execution starts.

**Figure 37-2. Wake-up time definition.**



### 37.1.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

**Table 37-7. I/O pin characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$I_{OH}^{(1)}$ / $I_{OL}^{(2)}$	I/O pin source/sink current			-20		20	mA
$V_{IH}$	High level input voltage	$V_{CC} = 2.7 - 3.6V$		2		$V_{CC}+0.3$	V
		$V_{CC} = 2.0 - 2.7V$		$0.7 \cdot V_{CC}$		$V_{CC}+0.3$	
		$V_{CC} = 1.6 - 2.0V$		$0.7 \cdot V_{CC}$		$V_{CC}+0.3$	
$V_{IL}$	Low level input voltage	$V_{CC} = 2.7 - 3.6V$		-0.3		$0.3 \cdot V_{CC}$	V
		$V_{CC} = 2.0 - 2.7V$		-0.3		$0.3 \cdot V_{CC}$	
		$V_{CC} = 1.6 - 2.0V$		-0.3		$0.3 \cdot V_{CC}$	
$V_{OH}$	High level output voltage	$V_{CC} = 3.0 - 3.6V$	$I_{OH} = -2mA$	2.4	$0.94 \cdot V_{CC}$		V
		$V_{CC} = 2.3 - 2.7V$	$I_{OH} = -1mA$	2.0	$0.96 \cdot V_{CC}$		
			$I_{OH} = -2mA$	1.7	$0.92 \cdot V_{CC}$		
		$V_{CC} = 3.3V$	$I_{OH} = -8mA$	2.6	2.9		
		$V_{CC} = 3.0V$	$I_{OH} = -6mA$	2.1	2.6		
$V_{CC} = 1.8V$	$I_{OH} = -2mA$	1.4	1.6				
$V_{OL}$	Low level output voltage	$V_{CC} = 3.0 - 3.6V$	$I_{OL} = 2mA$		$0.05 \cdot V_{CC}$	0.4	V
		$V_{CC} = 2.3 - 2.7V$	$I_{OL} = 1mA$		$0.03 \cdot V_{CC}$	0.4	
			$I_{OL} = 2mA$		$0.06 \cdot V_{CC}$	0.7	
		$V_{CC} = 3.3V$	$I_{OL} = 15mA$		0.4	0.76	
		$V_{CC} = 3.0V$	$I_{OL} = 10mA$		0.3	0.64	
$V_{CC} = 1.8V$	$I_{OL} = 5mA$		0.3	0.46			
$I_{IN}$	Input leakage current				<0.001	0.1	$\mu A$
$R_P$	I/O pin Pull/Buss keeper resistor				25		k $\Omega$
$R_{RST}$	Reset pin pull-up resistor				25		
$t_r$	Pad rise time	No load			4		ns
			slew rate limitation			7	

- Notes:
- The sum of all  $I_{OH}$  for PORTA, PORTC, PORTD, PORTF, PORTH, PORTJ, PORTK must for each port not exceed 200mA.  
The sum of all  $I_{OH}$  for PORTB must not exceed 100mA.  
The sum of all  $I_{OH}$  for PORTQ, PORTR and PDI must not exceed 100mA.
  - The sum of all  $I_{OL}$  for PORTA, PORTC, PORTD, PORTF, PORTH, PORTJ, PORTK must for each port not exceed 200mA.  
The sum of all  $I_{OL}$  for PORTB must not exceed 100mA.  
The sum of all  $I_{OL}$  for PORTQ, PORTR and PDI must not exceed 100mA.

### 37.1.6 ADC characteristics

**Table 37-8. Power supply, reference and input range.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Analog supply voltage		$V_{CC} - 0.3$		$V_{CC} + 0.3$	V
$V_{REF}$	Reference voltage		1		$V_{CC} - 0.6$	
$R_{in}$	Input resistance	Switched		5.0		k $\Omega$
$C_{in}$	Input capacitance	Switched		5.0		pF
$R_{AREF}$	Reference input resistance	(leakage only)		>10		M $\Omega$
$C_{AREF}$	Reference input capacitance	Static load		7		pF
$V_{IN}$	Input range		-0.1		$V_{CC} + 0.1$	V
	Conversion range	Differential mode, $V_{inp} - V_{inn}$	$-V_{REF}$		$V_{REF}$	
$V_{IN}$	Conversion range	Single ended unsigned mode, $V_{inp}$	$-\Delta V$		$V_{REF} - \Delta V$	
$\Delta V$	Fixed offset voltage			190		LSB

**Table 37-9. Clock and timing.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$Clk_{ADC}$	ADC clock frequency	Maximum is 1/4 of peripheral clock frequency	100		2000	kHz
		Measuring internal signals	100		125	
$f_{clkADC}$	Sample rate		100		2000	ksps
		Measuring internal signals	100		125	
	Sampling time	1/2 $Clk_{ADC}$ cycle	0.25		5	$\mu$ s
	Conversion time (latency)	$(RES+2)/2 + (GAIN \neq 0)$ RES (Resolution) = 12	5		8	$Clk_{ADC}$ cycles
	Start-up time	ADC clock cycles		12	24	$Clk_{ADC}$ cycles
	ADC settling time	After changing reference or input mode		7	7	
			After ADC flush		1	1



**Table 37-10. Accuracy characteristics.**

Symbol	Parameter	Condition <sup>(2)</sup>		Min.	Typ.	Max.	Units
RES	Resolution	Programmable to 12-bit		11	11.5	12	Bits
INL <sup>(1)</sup>	Integral non-linearity	500ksps, differential mode	$V_{CC}-1.0V < V_{REF} < V_{CC}-0.6V$		±1.2	±2	lsb
			All $V_{REF}$		±1.5	±3	
		2000ksps, differential mode	$V_{CC}-1.0V < V_{REF} < V_{CC}-0.6V$		±1.0	±2	
			All $V_{REF}$		±1.5	±3	
	single ended mode			±1.5	±4		
DNL <sup>(1)</sup>	Differential non-linearity	guaranteed monotonic			<±0.5	<±1	
	Offset Error				-1		mV
		Temperature drift			<0.01		mV/K
		Operating voltage drift			<0.6		mV/V
Gain Error		Differential mode	External reference		-1		mV
			$AV_{CC}/1.6$		10		
			$AV_{CC}/2.0$		8		
			Bandgap		±5		
		Temperature drift			<0.02		mV/K
		Operating voltage drift			<0.5		mV/V
	Noise	Differential mode, shorted input 2msps, $V_{CC} = 3.6V$ , $Clk_{PER} = 16MHz$			0.4		mV rms

- Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.  
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external  $V_{REF}$  is used.

**Table 37-11. Gain stage characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$R_{in}$	Input resistance	Switched in normal mode			4.0		k $\Omega$
$C_{sample}$	Input capacitance	Switched in normal mode			4.4		pF
	Signal range	Gain stage output		0		$V_{CC}-0.6$	V
	Propagation delay	ADC conversion rate			1		$Clk_{ADC}$ cycles
	Sample rate	Same as ADC		100		1000	kHz
INL <sup>(1)</sup>	Integral Non-Linearity	500ksps	All gain settings		±1.5	±3	lsb

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Gain Error	1x gain, normal mode		-0.7		%
		8x gain, normal mode		-3.0		
		64x gain, normal mode		-4.8		
	Offset Error, input referred	1x gain, normal mode		0.4		mV
		8x gain, normal mode		0.4		
		64x gain, normal mode		0.4		
Noise	1x gain, normal mode	$V_{CC} = 3.6V$ Ext. $V_{REF}$		0.6		mV rms
	8x gain, normal mode			2.0		
	64x gain, normal mode			11		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.

### 37.1.7 DAC Characteristics

Table 37-12. Power supply, reference and output range.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$AV_{CC}$	Analog supply voltage		$V_{CC} - 0.3$		$V_{CC} + 0.3$	
$AV_{REF}$	External reference voltage		1.0		$V_{CC} - 0.6$	V
$R_{channel}$	DC output impedance				50	$\Omega$
	Linear output voltage range		0.15		$AV_{CC} - 0.15$	V
$R_{AREF}$	Reference input resistance			>10		M $\Omega$
CAREF	Reference input capacitance	Static load		7		pF
	Minimum resistance load		1			k $\Omega$
	Maximum capacitance load				100	pF
		1000 $\Omega$ serial resistance				1
Output sink/source	Operating within accuracy specification				$AV_{CC}/100$ 0	mA
	Safe operation				10	

Table 37-13. Clock and timing.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Fclk	Conversion rate	$F_{out} = F_{clk}/4$ , $C_{load} = 100pF$ , maximum step size	0		1000	ksps

**Table 37-14. Accuracy characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
RES	Input resolution					12	Bits
INL <sup>(1)</sup>	Integral non-linearity	$V_{REF} = \text{Ext } 1.0V$	$V_{CC} = 1.6V$		$\pm 2.0$	$\pm 3$	lsb
			$V_{CC} = 3.6V$		$\pm 1.5$	$\pm 2.5$	
		$V_{REF} = AV_{CC}$	$V_{CC} = 1.6V$		$\pm 2.0$	$\pm 4$	
			$V_{CC} = 3.6V$		$\pm 1.5$	$\pm 4$	
		$V_{REF} = \text{INT}1V$	$V_{CC} = 1.6V$		$\pm 5.0$		
			$V_{CC} = 3.6V$		$\pm 5.0$		
DNL <sup>(1)</sup>	Differential non-linearity	$V_{REF} = \text{Ext } 1.0V$	$V_{CC} = 1.6V$		$\pm 1.5$	3.0	lsb
			$V_{CC} = 3.6V$		$\pm 0.6$	1.5	
		$V_{REF} = AV_{CC}$	$V_{CC} = 1.6V$		$\pm 1.0$	3.5	
			$V_{CC} = 3.6V$		$\pm 0.6$	1.5	
		$V_{REF} = \text{INT}1V$	$V_{CC} = 1.6V$		$\pm 4.5$		
			$V_{CC} = 3.6V$		$\pm 4.5$		
	Gain error	After calibration			<4		mV/K
	Gain calibration step size				4		
	Gain calibration drift	$V_{REF} = \text{Ext } 1.0V$			<0.2		
	Offset error	After calibration			<1		
	Offset calibration step size				1		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

### 37.1.8 Analog Comparator Characteristics

**Table 37-15. Analog Comparator characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$V_{off}$	Input offset voltage				$<\pm 10$		mV
$I_{lk}$	Input leakage current				<1		nA
	Input voltage range			-0.1		$AV_{CC} + 0.1$	V
$V_{hys1}$	Hysteresis, none				0		mV
$V_{hys2}$	Hysteresis, small	mode = High Speed (HS)			22		
		mode = Low Power (LP)			30		
$V_{hys3}$	Hysteresis, large	mode = HS			43		
		mode = LP			60		

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$t_{\text{delay}}$	Propagation delay	$V_{\text{CC}} = 3.0\text{V}$ , $T = 85^{\circ}\text{C}$	mode = HS		60	90	ns
		mode = HS			60		
		$V_{\text{CC}} = 3.0\text{V}$ , $T = 85^{\circ}\text{C}$	mode = LP		130		
	Current source calibration range	Single mode		2		8	$\mu\text{s}$
		Double mode		4		16	
	64-Level Voltage Scaler	Integral non-linearity (INL)			0.3	0.5	lsb

### 37.1.9 Bandgap and Internal 1.0V Reference Characteristics

Table 37-16. Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Startup time	As reference for ADC or DAC	1 CLK <sub>PER</sub> + 2.5 $\mu\text{s}$			$\mu\text{s}$
		As input voltage to ADC and AC		1.5		
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference for ADC and DAC	$T = 85^{\circ}\text{C}$ , after calibration	0.99	1	1.01	
	Variation over voltage and temperature	Relative to $T = 85^{\circ}\text{C}$ , $V_{\text{CC}} = 3.0\text{V}$		$\pm 1.0$		%

### 37.1.10 Brownout Detection Characteristics

Table 37-17. Brownout detection characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{\text{BOT}}$	BOD level 0 falling $V_{\text{CC}}$		1.60	1.62	1.72	V
	BOD level 1 falling $V_{\text{CC}}$			1.8		
	BOD level 2 falling $V_{\text{CC}}$			2.0		
	BOD level 3 falling $V_{\text{CC}}$			2.2		
	BOD level 4 falling $V_{\text{CC}}$			2.4		
	BOD level 5 falling $V_{\text{CC}}$			2.6		
	BOD level 6 falling $V_{\text{CC}}$			2.8		
	BOD level 7 falling $V_{\text{CC}}$			3.0		
$t_{\text{BOD}}$	Detection time	Continuous mode		0.4		$\mu\text{s}$
		Sampled mode		1000		
$V_{\text{HYST}}$	Hysteresis			1.4		%

### 37.1.11 External Reset Characteristics

Table 37-18. External reset characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{EXT}$	Minimum reset pulse width			86	1000	ns
$V_{RST}$	Reset threshold voltage ( $V_{IH}$ )	$V_{CC} = 2.7 - 3.6V$		$0.60 \cdot V_{CC}$		V
		$V_{CC} = 1.6 - 2.7V$		$0.60 \cdot V_{CC}$		
	Reset threshold voltage ( $V_{IL}$ )	$V_{CC} = 2.7 - 3.6V$		$0.40 \cdot V_{CC}$		
		$V_{CC} = 1.6 - 2.7V$		$0.40 \cdot V_{CC}$		

### 37.1.12 Power-on Reset Characteristics

Table 37-19. Power-on reset characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{POT-}$ <sup>(1)</sup>	POR threshold voltage falling $V_{CC}$	$V_{CC}$ falls faster than 1V/ms	0.4	1.0		V
		$V_{CC}$ falls at 1V/ms or slower	0.8	1.0		
$V_{POT+}$	POR threshold voltage rising $V_{CC}$			1.3	1.59	

Note: 1.  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

### 37.1.13 Flash and EEPROM Memory Characteristics

Table 37-20. Endurance and data retention.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Flash	Write/Erase cycles	25°C	10K		Cycle
			85°C	10K		
		Data retention	25°C	100		Year
			55°C	25		
	EEPROM	Write/Erase cycles	25°C	80K		Cycle
			85°C	30K		
		Data retention	25°C	100		Year
			55°C	25		

**Table 37-21. Programming time.**

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
	Chip Erase	64KB Flash, EEPROM <sup>(2)</sup> and SRAM Erase		55		ms
	Flash	Page Erase		4		
		Page Write		4		
		Atomic Page Erase and Write		8		
	EEPROM	Page Erase		4		
		Page Write		4		
		Atomic Page Erase and Write		8		

- Notes: 1. Programming is timed from the 2MHz internal oscillator.  
 2. EEPROM is not erased if the EESAVE fuse is programmed.

### 37.1.14 Clock and Oscillator Characteristics

#### 37.1.14.1 Calibrated 32.768kHz Internal Oscillator characteristics

**Table 37-22. 32.768kHz internal oscillator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Frequency			32.768		kHz
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-0.5		0.5	%
	User calibration accuracy		-0.5		0.5	

#### 37.1.14.2 Calibrated 2MHz RC Internal Oscillator characteristics

**Table 37-23. 2MHz internal oscillator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Tunable frequency range	DFLL can tune to this frequency over voltage and temperature	1.8		2.2	MHz
	Factory calibrated frequency			2.0		
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	%
	DFLL calibration stepsize	T = 25°C, V <sub>CC</sub> = 3.0V		0.23		

### 37.1.14.3 Calibrated and tunable 32MHz internal oscillator characteristics

**Table 37-24. 32MHz internal oscillator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Tunable frequency range	DFLL can tune to this frequency over voltage and temperature	30		35	MHz
	Factory calibrated frequency			32		
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	%
	DFLL calibration step size			0.24		

### 37.1.14.4 32kHz Internal ULP Oscillator characteristics

**Table 37-25. 32kHz internal ULP oscillator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Output frequency			32		kHz
	Accuracy		-30		30	%

### 37.1.14.5 Internal Phase Locked Loop (PLL) characteristics

**Table 37-26. Internal PLL characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
f <sub>IN</sub>	Input frequency	Output frequency must be within f <sub>OUT</sub>		TBD		MHz
f <sub>OUT</sub>	Output frequency <sup>(1)</sup>	V <sub>CC</sub> = 1.6	20		32	
		V <sub>CC</sub> = 2.7	20		96	
		V <sub>CC</sub> = 3.6V	20		128	
	Duty cycle			50		%
	Start-up lock time	f <sub>OUT</sub> = 48MHz		18		μs
	Re-lock time	f <sub>OUT-init</sub> = 10MHz, f <sub>OUT-end</sub> = 64MHz		17		

Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.

### 37.1.14.6 External clock characteristics

Figure 37-3. External clock drive waveform.




Table 37-27. External clock<sup>(1)</sup>.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$1/t_{CK}$	Clock frequency <sup>(2)</sup>	$V_{CC} = 1.6 - 1.8V$			90	MHz
		$V_{CC} = 2.7 - 3.6V$			142	
$t_{CK}$	Clock period	$V_{CC} = 1.6 - 1.8V$	11			ns
		$V_{CC} = 2.7 - 3.6V$	7			
$t_{CH/CL}$	Clock high/low time	$V_{CC} = 1.6 - 1.8V$	4.5			
		$V_{CC} = 2.7 - 3.6V$	2.4			
$V_{IL/IH}$	Low/high level input voltage		See <a href="#">Table 37-7 on page 79</a>			V
$\Delta t_{CK}$	Reduction in period from one clock cycle to the next				10	%

- Notes:
1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
  2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.



### 37.1.14.7 External 16MHz crystal oscillator and XOSC characteristics

**Table 37-28. External 16MHz crystal oscillator and XOSC characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Cycle to cycle jitter	FRQRANGE=0		<10		ns
		FRQRANGE=1, 2, 3		<1		
	Frequency error	FRQRANGE=0		<0.5		%
		FRQRANGE=1		<0.05		
		FRQRANGE=2		<0.005		
		FRQRANGE=3		<0.005		
	Duty cycle	FRQRANGE=0		50		
		FRQRANGE=1		50		
		FRQRANGE=2		50		
		FRQRANGE=3		50		
R <sub>Q</sub>	Negative impedance <sup>(1)</sup>	FRQRANGE=0	0.4MHz resonator, CL=100pF	13k		Ω
			1MHz crystal, CL=20pF	9k		
			2MHz crystal, CL=20pF	2.2k		
		FRQRANGE=1	1MHz crystal, CL=20pF	2.3k		
			2MHz crystal, CL=20pF	8k		
			9MHz crystal, CL=20pF	200		
		FRQRANGE=2	8MHz crystal, CL=20pF	225		
			9MHz crystal, CL=20pF	300		
			12MHz crystal, CL=10pF	175		
		FRQRANGE=3	8MHz crystal, CL=20pF	340		
			9MHz crystal, CL=20pF	400		
			12MHz crystal, CL=10pF	330		
12MHz crystal, CL=12pF	230					
		16MHz crystal, CL=10pF	115			
	ESR	SF = safety factor			min(R <sub>Q</sub> )/SF	kΩ

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units	
	Start-up time	XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF		1.0		ms
		XOSCPWR=0, FRQRANGE=1	2MHz crystal, CL=20pF		2.6		
		XOSCPWR=0, FRQRANGE=2	8MHz crystal, CL=20pF		0.8		
		XOSCPWR=0, FRQRANGE=3	12MHz crystal, CL=20pF		1.0		
		XOSCPWR=1, FRQRANGE=3	16MHz crystal, CL=20pF		1.4		
C <sub>XTAL1</sub>	Parasitic capacitance XTAL1 pin			6		pF	
C <sub>XTAL2</sub>	Parasitic capacitance XTAL2 pin			10			
C <sub>LOAD</sub>	Parasitic capacitance load			3.8			

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.


### 37.1.14.8 External 32.768kHz crystal oscillator and TOSC characteristics

Table 37-29. External 32.768kHz crystal oscillator and TOSC characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C <sub>TOSC1</sub>	Parasitic capacitance TOSC1 pin			4.0		pF
C <sub>TOSC2</sub>	Parasitic capacitance TOSC2 pin			4.1		
C <sub>L</sub>	Parasitic capacitance load			2.0		
	Recommended safety factor	Capacitive load matched to crystal specification	3			

Note: 1. See Figure 37-4 for definition.


Figure 37-4. TOSC input capacitance.




The parasitic capacitance between the TOSC pins is  $C_{L1} + C_{L2}$  in series as seen from the crystal when oscillating without external capacitors.

### 37.1.15 SPI Characteristics

**Figure 37-5. SPI timing requirements in master mode.**



**Figure 37-6. SPI timing requirements in slave mode.**



**Table 37-30. SPI timing characteristics and requirements.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{SCK}$	SCK period	Master		(See Table 21-4 in XMEGA AU Manual)		ns
$t_{SCKW}$	SCK high/low width	Master		$0.5 \cdot SCK$		
$t_{SCKR}$	SCK rise time	Master		2.7		
$t_{SCKF}$	SCK fall time	Master		2.7		
$t_{MIS}$	MISO setup to SCK	Master		11		
$t_{MIH}$	MISO hold after SCK	Master		0		
$t_{MOS}$	MOSI setup SCK	Master		$0.5 \cdot SCK$		
$t_{MOH}$	MOSI hold after SCK	Master		1		
	SCK to out high	Master		1		
$t_{SSCK}$	Slave SCK period	Slave	$4 \cdot t_{ClkPER}$			
$t_{SSCKW}$	SCK high/low width	Slave	$2 \cdot t_{ClkPER}$			
$t_{SSCKR}$	SCK rise time	Slave			1600	
$t_{SSCKF}$	SCK fall time	Slave			1600	
$t_{SIS}$	MOSI setup to SCK	Slave	3			
$t_{SIH}$	MOSI hold after SCK	Slave	$t_{SCK}$			
$t_{SSS}$	$\overline{SS}$ setup to SCK	Slave	20			
$t_{SSH}$	$\overline{SS}$ hold after SCK	Slave	20			
$t_{SOS}$	MISO setup SCK	Slave		8		
$t_{SOH}$	MISO hold after SCK	Slave		13		
$t_{SOSS}$	MISO setup after $\overline{SS}$ low	Slave		11		
$t_{SOSh}$	MISO hold after $\overline{SS}$ high	Slave		8		

### 37.1.16 EBI characteristics

**Table 37-31. EBI SRAM characteristics and requirements.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{\text{CIKPER2}}$	SRAM clock period		$0.5 \cdot t_{\text{CIKPER}}$			
$t_{\text{ALH}}$	SRAM address hold after ALE low			$t_{\text{CIKPER2}}$		
$t_{\text{ALS}}$	SRAM address setup before ALE low (read and write)			$t_{\text{CIKPER2}}$		
$t_{\text{ALW}}$	SRAM ALE width			$t_{\text{CIKPER2}}$		
$t_{\text{ARH}}$	SRAM address hold after RE high			$t_{\text{CIKPER2}}$		
$t_{\text{ARS}}$	SRAM address setup before RE high			$t_{\text{CIKPER2}}$		
$t_{\text{AWH}}$	SRAM address hold after WE high			$t_{\text{CIKPER2}}$		
$t_{\text{AWS}}$	SRAM Address setup before WE high			$t_{\text{CIKPER2}}$		
$t_{\text{DRH}}$	SRAM data hold after RE high		0			
$t_{\text{DRS}}$	SRAM data setup to RE high	3.0V		12		
$t_{\text{DRS}}$	SRAM data setup to RE high	2.7V, 85°C	17			ns
$t_{\text{DRS}}$	SRAM data setup to RE high	1.6V, 85°C	27			
$t_{\text{DWH}}$	SRAM data hold after WE high			$t_{\text{CIKPER2}}$		
$t_{\text{DWS}}$	SRAM data setup to WE high			$t_{\text{CIKPER2}}$		
$t_{\text{RW}}$	SRAM read enable pulse width			$t_{\text{CIKPER2}} \cdot S_{\text{RWS}}$		
$t_{\text{WW}}$	SRAM write enable pulse width			$t_{\text{CIKPER2}} \cdot S_{\text{RWS}}$		
$t_{\text{CH}}$	SRAM chip select hold after RE/WE high			$t_{\text{CIKPER2}}$		
$t_{\text{CRS}}$	SRAM chip select setup to RE low or ALE high			0		
$t_{\text{CWS}}$	SRAM chip select setup to WE low (no ALE)			$t_{\text{CIKPER2}}$		


**Table 37-32. EBI SDRAM characteristics and requirements.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{\text{ClkPER2}}$	SDRAM clock period		$0.5 \cdot t_{\text{ClkPER}}$			ns
$t_{\text{AH}}$	SDRAM address hold time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{AS}}$	SDRAM address setup time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CH}}$	SDRAM clock high-level width			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CL}}$	SDRAM clock low-level width			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CKH}}$	SDRAM CKE hold time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CKS}}$	SDRAM CKE setup time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CMH}}$	SDRAM CS, RAS, CAS, WE, DQM hold time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CMS}}$	SDRAM CS, RAS, CAS, WE, DQM setup time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{DRH}}$	SDRAM data in hold after CLK high		0			
$t_{\text{AC}}$	SDRAM access time from CLK				$t_{\text{ClkPER}} \cdot 5$	
$t_{\text{DWH}}$	SDRAM data out hold after CLK high			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{DWS}}$	SDRAM data out setup before CLK high			$0.5 \cdot t_{\text{ClkPER2}}$		

### 37.1.17 Two-Wire Interface Characteristics

Table 37-33 on page 95 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 37-7.

**Figure 37-7. Two-Wire Interface bus timing.**



**Table 37-33. Two-wire interface characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{IH}$	Input high voltage		$0.7 \cdot V_{CC}$		$V_{CC} + 0.5$	V
$V_{IL}$	Input low voltage		-0.5		$0.3 \cdot V_{CC}$	
$V_{hys}$	Hysteresis of Schmitt trigger inputs		$0.05 \cdot V_{CC}^{(1)}$		0	
$V_{OL}$	Output low voltage	3mA, sink current	0		0.4	
$t_r$	Rise time for both SDA and SCL		$20 + 0.1 C_b^{(1)(2)}$		0	ns
$t_{of}$	Output fall time from $V_{IHmin}$ to $V_{ILmax}$	$10pF < C_b < 400pF^{(2)}$	$20 + 0.1 C_b^{(1)(2)}$		300	
$t_{SP}$	Spikes suppressed by input filter		0		50	
$I_I$	Input current for each I/O pin	$0.1V_{CC} < V_I < 0.9V_{CC}$	-10		10	$\mu A$
$C_I$	Capacitance for each I/O pin				10	pF
$f_{SCL}$	SCL clock frequency	$f_{PER}^{(3)} > \max(10f_{SCL}, 250kHz)$	0		400	kHz
$R_P$	Value of pull-up resistor	$f_{SCL} \leq 100kHz$	$\frac{V_{CC} - 0.4V}{3mA}$		$\frac{100ns}{C_b}$	$\Omega$
		$f_{SCL} > 100kHz$			$\frac{300ns}{C_b}$	
$t_{HD;STA}$	Hold time (repeated) START condition	$f_{SCL} \leq 100kHz$	4.0			$\mu s$
		$f_{SCL} > 100kHz$	0.6			
$t_{LOW}$	Low period of SCL clock	$f_{SCL} \leq 100kHz$	4.7			
		$f_{SCL} > 100kHz$	1.3			
$t_{HIGH}$	High period of SCL clock	$f_{SCL} \leq 100kHz$	4.0			
		$f_{SCL} > 100kHz$	0.6			
$t_{SU;STA}$	Set-up time for a repeated START condition	$f_{SCL} \leq 100kHz$	4.7			
		$f_{SCL} > 100kHz$	0.6			
$t_{HD;DAT}$	Data hold time	$f_{SCL} \leq 100kHz$	0		3.5	
		$f_{SCL} > 100kHz$	0		0.9	
$t_{SU;DAT}$	Data setup time	$f_{SCL} \leq 100kHz$	250			
		$f_{SCL} > 100kHz$	100			
$t_{SU;STO}$	Setup time for STOP condition	$f_{SCL} \leq 100kHz$	4.0			
		$f_{SCL} > 100kHz$	0.6			
$t_{BUF}$	Bus free time between a STOP and START condition	$f_{SCL} \leq 100kHz$	4.7			
		$f_{SCL} > 100kHz$	1.3			

- Notes: 1. Required only for  $f_{SCL} > 100kHz$ .  
 2.  $C_b$  = Capacitance of one bus line in pF.  
 3.  $f_{PER}$  = Peripheral clock frequency.

## 37.2 ATxmega128A1U

### 37.2.1 Absolute Maximum Ratings

Stresses beyond those listed in [Table 37-34 on page 96](#) under may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or other conditions beyond those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

**Table 37-34. Absolute maximum ratings.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		-0.3		4	V
$I_{VCC}$	Current into a $V_{CC}$ pin				200	mA
$I_{GND}$	Current out of a Gnd pin				200	
$V_{PIN}$	Pin voltage with respect to Gnd and $V_{CC}$		-0.5		$V_{CC}+0.5$	V
$I_{PIN}$	I/O pin sink/source current		-25		25	mA
$T_A$	Storage temperature		-65		150	°C
$T_j$	Junction temperature				150	

### 37.2.2 General Operating Ratings

The device must operate within the ratings listed in [Table 37-35](#) in order for all other electrical characteristics and typical characteristics of the device to be valid.

**Table 37-35. General operating conditions.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Power supply voltage		1.60		3.6	V
$AV_{CC}$	Analog supply voltage		1.60		3.6	
$T_A$	Temperature range		-40		85	°C
$T_j$	Junction temperature		-40		105	


**Table 37-36. Operating voltage and frequency.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$Clk_{CPU}$	CPU clock frequency	$V_{CC} = 1.6V$	0		12	MHz
		$V_{CC} = 1.8V$	0		12	
		$V_{CC} = 2.7V$	0		32	
		$V_{CC} = 3.6V$	0		32	

The maximum CPU clock frequency depends on  $V_{CC}$ . As shown in [Figure 37-8](#) the Frequency vs.  $V_{CC}$  curve is linear between  $1.8V < V_{CC} < 2.7V$ .



Figure 37-8. Maximum Frequency vs.  $V_{CC}$



### 37.2.3 Current consumption

Table 37-37. Current consumption for Active mode and sleep modes.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units		
I <sub>CC</sub>	Active power consumption <sup>(1)</sup>	32kHz, Ext. Clk	V <sub>CC</sub> = 1.8V		50		μA	
			V <sub>CC</sub> = 3.0V		95			
		1MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		350			
			V <sub>CC</sub> = 3.0V		700			
		2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		650	700		
			V <sub>CC</sub> = 3.0V		1.2	1.4	mA	
	32MHz, Ext. Clk			15	20			
	Idle power consumption <sup>(1)</sup>	32kHz, Ext. Clk	V <sub>CC</sub> = 1.8V		3.5		μA	
			V <sub>CC</sub> = 3.0V		6.4			
		1MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		109			
			V <sub>CC</sub> = 3.0V		200			
		2MHz, Ext. Clk	V <sub>CC</sub> = 1.8V		290	380		
			V <sub>CC</sub> = 3.0V		476	650	mA	
	32MHz, Ext. Clk			6.6	9.2			
	Power-down power consumption		T = 25°C	V <sub>CC</sub> = 1.8V		0.1	1.0	μA
			T = 25°C	V <sub>CC</sub> = 3.0V		0.1	1.0	
			T = 85°C			1.7	5.0	
			WDT and sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 3.0V		1.3	3.0	
			WDT and sampled BOD enabled, T = 85°C			3.1	10	
	Power-save power consumption <sup>(2)</sup>	RTC on ULP clock, WDT and sampled BOD enabled, T = 25°C	V <sub>CC</sub> = 1.8V		1.2		μA	
			V <sub>CC</sub> = 3.0V		1.3			
		RTC on 1.024kHz low power 32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 1.8V		0.7	2.0		
			V <sub>CC</sub> = 3.0V		0.8	2.0		
		RTC from low power 32.768kHz TOSC, T = 25°C	V <sub>CC</sub> = 1.8V		0.9	3.0		
V <sub>CC</sub> = 3.0V				1.0	3.0			
Reset power consumption	Current through $\overline{\text{RESET}}$ pin subtracted	V <sub>CC</sub> = 3.0V		914				

- Notes:
1. All Power Reduction Registers set.
  2. Maximum limits are based on characterization, and not tested in production.

**Table 37-38. Current consumption for modules and peripherals.**

Symbol	Parameter	Condition <sup>(1)</sup>	Min.	Typ.	Max.	Units	
I <sub>CC</sub>	ULP oscillator			1.0		μA	
	32.768kHz int. oscillator			27			
	2MHz int. oscillator				85		
		DFLL enabled with 32.768kHz int. osc. as reference			120		
	32MHz int. oscillator				310		
		DFLL enabled with 32.768kHz int. osc. as reference			560		
	Watchdog timer			1.0			
	BOD	Continuous mode			126		
		Sampled mode, includes ULP oscillator			1.2		
	Internal 1.0V reference				89		
	Temperature sensor				83		
	ADC	250ksps V <sub>REF</sub> = Ext ref	CURRLIMIT = LOW		3.0		mA
			CURRLIMIT = MEDIUM		2.6		
			CURRLIMIT = HIGH		2.1		
	DAC	250ksps V <sub>REF</sub> = Ext ref No load	Normal mode		1.9		mA
			Low Power mode		1.1		
	AC	High speed mode			324		μA
Low power mode				122			
DMA	615KBps between I/O registers and SRAM			140			
Timer/counter				20			
USART	Rx and Tx enabled, 9600 BAUD			4			
	Flash memory and EEPROM programming			4		mA	

Note: 1. All parameters measured as the difference in current consumption between module enabled and disabled. All data at V<sub>CC</sub> = 3.0V, Clk<sub>SYS</sub> = 1MHz external clock without prescaling, T = 25°C unless other conditions are given.


### 37.2.4 Wake-up time from sleep modes

Table 37-39. Device wake-up time from sleep modes with various system clock sources.

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
$t_{\text{wake-up}}$	Wake-up time from idle, standby, and extended standby mode	External 2MHz clock		2.0		$\mu\text{s}$
		32.768kHz internal oscillator		120		
		2MHz internal oscillator		2.0		
		32MHz internal oscillator		0.2		
	Wake-up time from Power-save and Power-down mode	External 2MHz clock		4.5		
		32.768kHz internal oscillator		320		
		2MHz internal oscillator		10		
		32MHz internal oscillator		5.5		

Note: 1. The wake-up time is the time from the wake-up request is given until the peripheral clock is available on pin, see Figure 37-9. All peripherals and modules start execution from the first clock cycle, except the CPU that is halted for four clock cycles before program execution starts.

Figure 37-9. Wake-up time definition.



### 37.2.5 I/O Pin Characteristics

The I/O pins complies with the JEDEC LVTTTL and LVCMOS specification and the high- and low level input and output voltage limits reflect or exceed this specification.

**Table 37-40. I/O pin characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$I_{OH}^{(1)}$ / $I_{OL}^{(2)}$	I/O pin source/sink current			-20		20	mA
$V_{IH}$	High level input voltage	$V_{CC} = 2.7 - 3.6V$		2		$V_{CC}+0.3$	V
		$V_{CC} = 2.0 - 2.7V$		$0.7 \cdot V_{CC}$		$V_{CC}+0.3$	
		$V_{CC} = 1.6 - 2.0V$		$0.7 \cdot V_{CC}$		$V_{CC}+0.3$	
$V_{IL}$	Low level input voltage	$V_{CC} = 2.7 - 3.6V$		-0.3		$0.3 \cdot V_{CC}$	V
		$V_{CC} = 2.0 - 2.7V$		-0.3		$0.3 \cdot V_{CC}$	
		$V_{CC} = 1.6 - 2.0V$		-0.3		$0.3 \cdot V_{CC}$	
$V_{OH}$	High level output voltage	$V_{CC} = 3.0 - 3.6V$	$I_{OH} = -2mA$	2.4	$0.94 \cdot V_{CC}$		V
		$V_{CC} = 2.3 - 2.7V$	$I_{OH} = -1mA$	2.0	$0.96 \cdot V_{CC}$		
			$I_{OH} = -2mA$	1.7	$0.92 \cdot V_{CC}$		
		$V_{CC} = 3.3V$	$I_{OH} = -8mA$	2.6	2.9		
		$V_{CC} = 3.0V$	$I_{OH} = -6mA$	2.1	2.6		
$V_{CC} = 1.8V$	$I_{OH} = -2mA$	1.4	1.6				
$V_{OL}$	Low level output voltage	$V_{CC} = 3.0 - 3.6V$	$I_{OL} = 2mA$		$0.05 \cdot V_{CC}$	0.4	V
		$V_{CC} = 2.3 - 2.7V$	$I_{OL} = 1mA$		$0.03 \cdot V_{CC}$	0.4	
			$I_{OL} = 2mA$		$0.06 \cdot V_{CC}$	0.7	
		$V_{CC} = 3.3V$	$I_{OL} = 15mA$		0.4	0.76	
		$V_{CC} = 3.0V$	$I_{OL} = 10mA$		0.3	0.64	
$V_{CC} = 1.8V$	$I_{OL} = 5mA$		0.3	0.46			
$I_{IN}$	Input leakage current				<0.001	0.1	$\mu A$
$R_P$	I/O pin Pull/Buss keeper resistor				25		k $\Omega$
$R_{RST}$	Reset pin pull-up resistor				25		
$t_r$	Pad rise time	No load			4		ns
			slew rate limitation			7	

- Notes:
- The sum of all  $I_{OH}$  for PORTA, PORTC, PORTD, PORTF, PORTH, PORTJ, PORTK must for each port not exceed 200mA.  
The sum of all  $I_{OH}$  for PORTB must not exceed 100mA.  
The sum of all  $I_{OH}$  for PORTQ, PORTR and PDI must not exceed 100mA.
  - The sum of all  $I_{OL}$  for PORTA, PORTC, PORTD, PORTF, PORTH, PORTJ, PORTK must for each port not exceed 200mA.  
The sum of all  $I_{OL}$  for PORTB must not exceed 100mA.  
The sum of all  $I_{OL}$  for PORTQ, PORTR and PDI must not exceed 100mA.

### 37.2.6 ADC characteristics

**Table 37-41. Power supply, reference and input range.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{CC}$	Analog supply voltage		$V_{CC} - 0.3$		$V_{CC} + 0.3$	V
$V_{REF}$	Reference voltage		1		$V_{CC} - 0.6$	
$R_{in}$	Input resistance	Switched		5.0		k $\Omega$
$C_{in}$	Input capacitance	Switched		5.0		pF
$R_{AREF}$	Reference input resistance	(leakage only)		>10		M $\Omega$
$C_{AREF}$	Reference input capacitance	Static load		7		pF
$V_{IN}$	Input range		-0.1		$V_{CC} + 0.1$	V
	Conversion range	Differential mode, $V_{inp} - V_{inn}$	$-V_{REF}$		$V_{REF}$	
$V_{IN}$	Conversion range	Single ended unsigned mode, $V_{inp}$	$-\Delta V$		$V_{REF} - \Delta V$	
$\Delta V$	Fixed offset voltage			190		LSB

**Table 37-42. Clock and timing.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$Clk_{ADC}$	ADC clock frequency	Maximum is 1/4 of peripheral clock frequency	100		2000	kHz
		Measuring internal signals	100		125	
$f_{clkADC}$	Sample rate		100		2000	ksps
		Measuring internal signals	100		125	
	Sampling time	1/2 $Clk_{ADC}$ cycle	0.25		5	$\mu$ s
	Conversion time (latency)	$(RES+2)/2+(GAIN \neq 0)$ RES (Resolution) = 12	5		8	$Clk_{ADC}$ cycles
	Start-up time	ADC clock cycles		12	24	$Clk_{ADC}$ cycles
	ADC settling time	After changing reference or input mode		7	7	
			After ADC flush		1	1

**Table 37-43. Accuracy characteristics.**

Symbol	Parameter	Condition <sup>(2)</sup>		Min.	Typ.	Max.	Units
RES	Resolution	Programmable to 12-bit		11	11.5	12	Bits
INL <sup>(1)</sup>	Integral non-linearity	500ksps, differential mode	$V_{CC}-1.0V < V_{REF} < V_{CC}-0.6V$		±1.2	±2	lsb
			All $V_{REF}$		±1.5	±3	
		2000ksps, differential mode	$V_{CC}-1.0V < V_{REF} < V_{CC}-0.6V$		±1.0	±2	
			All $V_{REF}$		±1.5	±3	
	single ended mode			±1.5	±4		
DNL <sup>(1)</sup>	Differential non-linearity	guaranteed monotonic			<±0.5	<±1	
	Offset Error				-1		mV
		Temperature drift			<0.01		mV/K
		Operating voltage drift			<0.6		mV/V
Gain Error		Differential mode	External reference		-1		mV
			$AV_{CC}/1.6$		10		
			$AV_{CC}/2.0$		8		
			Bandgap		±5		
		Temperature drift			<0.02		mV/K
		Operating voltage drift			<0.5		mV/V
	Noise	Differential mode, shorted input 2msps, $V_{CC} = 3.6V$ , $Clk_{PER} = 16MHz$			0.4		mV rms

- Notes: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.  
2. Unless otherwise noted all linearity, offset and gain error numbers are valid under the condition that external  $V_{REF}$  is used.

**Table 37-44. Gain stage characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
$R_{in}$	Input resistance	Switched in normal mode			4.0		kΩ
$C_{sample}$	Input capacitance	Switched in normal mode			4.4		pF
	Signal range	Gain stage output		0		$V_{CC}-0.6$	V
	Propagation delay	ADC conversion rate			1		$Clk_{ADC}$ cycles
	Sample rate	Same as ADC		100		1000	kHz
INL <sup>(1)</sup>	Integral Non-Linearity	500ksps	All gain settings		±1.5	±3	lsb

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Gain Error	1x gain, normal mode		-0.7		%
		8x gain, normal mode		-3.0		
		64x gain, normal mode		-4.8		
	Offset Error, input referred	1x gain, normal mode		0.4		mV
		8x gain, normal mode		0.4		
		64x gain, normal mode		0.4		
Noise	1x gain, normal mode	$V_{CC} = 3.6V$ Ext. $V_{REF}$		0.6		mV rms
	8x gain, normal mode			2.0		
	64x gain, normal mode			11		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% input voltage range.

### 37.2.7 DAC Characteristics

Table 37-45. Power supply, reference and output range.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$AV_{CC}$	Analog supply voltage		$V_{CC} - 0.3$		$V_{CC} + 0.3$	
$AV_{REF}$	External reference voltage		1.0		$V_{CC} - 0.6$	V
$R_{channel}$	DC output impedance				50	$\Omega$
	Linear output voltage range		0.15		$AV_{CC} - 0.15$	V
$R_{AREF}$	Reference input resistance			>10		M $\Omega$
CAREF	Reference input capacitance	Static load		7		pF
	Minimum resistance load		1			k $\Omega$
	Maximum capacitance load				100	pF
		1000 $\Omega$ serial resistance				1
Output sink/source	Operating within accuracy specification				$AV_{CC}/100$ 0	mA
	Safe operation				10	

Table 37-46. Clock and timing.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
Fclk	Conversion rate	$F_{out} = F_{clk}/4$ , $C_{load} = 100pF$ , maximum step size	0		1000	ksps



**Table 37-47. Accuracy characteristics.**

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
RES	Input resolution					12	Bits
INL <sup>(1)</sup>	Integral non-linearity	$V_{REF} = \text{Ext } 1.0V$	$V_{CC} = 1.6V$		$\pm 2.0$	$\pm 3$	lsb
			$V_{CC} = 3.6V$		$\pm 1.5$	$\pm 2.5$	
		$V_{REF} = AV_{CC}$	$V_{CC} = 1.6V$		$\pm 2.0$	$\pm 4$	
			$V_{CC} = 3.6V$		$\pm 1.5$	$\pm 4$	
		$V_{REF} = \text{INT}1V$	$V_{CC} = 1.6V$		$\pm 5.0$		
			$V_{CC} = 3.6V$		$\pm 5.0$		
DNL <sup>(1)</sup>	Differential non-linearity	$V_{REF} = \text{Ext } 1.0V$	$V_{CC} = 1.6V$		$\pm 1.5$	3.0	lsb
			$V_{CC} = 3.6V$		$\pm 0.6$	1.5	
		$V_{REF} = AV_{CC}$	$V_{CC} = 1.6V$		$\pm 1.0$	3.5	
			$V_{CC} = 3.6V$		$\pm 0.6$	1.5	
		$V_{REF} = \text{INT}1V$	$V_{CC} = 1.6V$		$\pm 4.5$		
			$V_{CC} = 3.6V$		$\pm 4.5$		
	Gain error	After calibration			<4		mV/K
	Gain calibration step size				4		
	Gain calibration drift	$V_{REF} = \text{Ext } 1.0V$			<0.2		
	Offset error	After calibration			<1		
	Offset calibration step size				1		

Note: 1. Maximum numbers are based on characterisation and not tested in production, and valid for 5% to 95% output voltage range.

### 37.2.8 Analog Comparator Characteristics

**Table 37-48. Analog Comparator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{off}$	Input offset voltage			$< \pm 10$		mV
$I_{lk}$	Input leakage current			<1		nA
	Input voltage range		-0.1		$AV_{CC} + 0.1$	V
$V_{hys1}$	Hysteresis, none			0		mV
$V_{hys2}$	Hysteresis, small	mode = High Speed (HS)		22		
		mode = Low Power (LP)		30		
$V_{hys3}$	Hysteresis, large	mode = HS		43		
		mode = LP		60		

Symbol	Parameter	Condition		Min.	Typ.	Max.	Units
t <sub>delay</sub>	Propagation delay	V <sub>CC</sub> = 3.0V, T= 85°C	mode = HS		60	90	ns
		mode = HS			60		
		V <sub>CC</sub> = 3.0V, T= 85°C	mode = LP		130		
	Current source calibration range	Single mode		2		8	μs
		Double mode		4		16	
	64-Level Voltage Scaler	Integral non-linearity (INL)			0.3	0.5	lsb

### 37.2.9 Bandgap and Internal 1.0V Reference Characteristics

Table 37-49. Bandgap and Internal 1.0V reference characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Startup time	As reference for ADC or DAC	1 CLK <sub>PER</sub> + 2.5μs			μs
		As input voltage to ADC and AC		1.5		
	Bandgap voltage			1.1		V
INT1V	Internal 1.00V reference for ADC and DAC	T= 85°C, after calibration	0.99	1	1.01	
	Variation over voltage and temperature	Relative to T= 85°C, V <sub>CC</sub> = 3.0V		±1.0		%

### 37.2.10 Brownout Detection Characteristics

Table 37-50. Brownout detection characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
V <sub>BOT</sub>	BOD level 0 falling V <sub>CC</sub>		1.60	1.62	1.72	V
	BOD level 1 falling V <sub>CC</sub>			1.8		
	BOD level 2 falling V <sub>CC</sub>			2.0		
	BOD level 3 falling V <sub>CC</sub>			2.2		
	BOD level 4 falling V <sub>CC</sub>			2.4		
	BOD level 5 falling V <sub>CC</sub>			2.6		
	BOD level 6 falling V <sub>CC</sub>			2.8		
	BOD level 7 falling V <sub>CC</sub>			3.0		
t <sub>BOD</sub>	Detection time	Continuous mode		0.4		μs
		Sampled mode		1000		
V <sub>HYST</sub>	Hysteresis			1.4		%

### 37.2.11 External Reset Characteristics

Table 37-51. External reset characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{EXT}$	Minimum reset pulse width			86	1000	ns
$V_{RST}$	Reset threshold voltage ( $V_{IH}$ )	$V_{CC} = 2.7 - 3.6V$		$0.60 \cdot V_{CC}$		V
		$V_{CC} = 1.6 - 2.7V$		$0.60 \cdot V_{CC}$		
	Reset threshold voltage ( $V_{IL}$ )	$V_{CC} = 2.7 - 3.6V$		$0.40 \cdot V_{CC}$		
		$V_{CC} = 1.6 - 2.7V$		$0.40 \cdot V_{CC}$		

### 37.2.12 Power-on Reset Characteristics

Table 37-52. Power-on reset characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{POT-}^{(1)}$	POR threshold voltage falling $V_{CC}$	$V_{CC}$ falls faster than 1V/ms	0.4	1.0		V
		$V_{CC}$ falls at 1V/ms or slower	0.8	1.0		
$V_{POT+}$	POR threshold voltage rising $V_{CC}$			1.3	1.59	

Note: 1.  $V_{POT-}$  values are only valid when BOD is disabled. When BOD is enabled  $V_{POT-} = V_{POT+}$ .

### 37.2.13 Flash and EEPROM Memory Characteristics

Table 37-53. Endurance and data retention.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Flash	Write/Erase cycles	25°C	10K		Cycle
			85°C	10K		
		Data retention	25°C	100		Year
			55°C	25		
	EEPROM	Write/Erase cycles	25°C	80K		Cycle
			85°C	30K		
		Data retention	25°C	100		Year
			55°C	25		

**Table 37-54. Programming time.**

Symbol	Parameter	Condition	Min.	Typ. <sup>(1)</sup>	Max.	Units
	Chip Erase	128KB Flash, EEPROM <sup>(2)</sup> and SRAM Erase		75		ms
	Flash	Page Erase		4		
		Page Write		4		
		Atomic Page Erase and Write		8		
	EEPROM	Page Erase		4		
		Page Write		4		
		Atomic Page Erase and Write		8		

Notes: 1. Programming is timed from the 2MHz internal oscillator.  
 2. EEPROM is not erased if the EESAVE fuse is programmed.

### 37.2.14 Clock and Oscillator Characteristics

#### 37.2.14.1 Calibrated 32.768kHz Internal Oscillator characteristics

**Table 37-55. 32.768kHz internal oscillator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Frequency			32.768		kHz
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-0.5		0.5	%
	User calibration accuracy		-0.5		0.5	

#### 37.2.14.2 Calibrated 2MHz RC Internal Oscillator characteristics

**Table 37-56. 2MHz internal oscillator characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Tunable frequency range	DFLL can tune to this frequency over voltage and temperature	1.8		2.2	MHz
	Factory calibrated frequency			2.0		
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	%
	DFLL calibration stepsize	T = 25°C, V <sub>CC</sub> = 3.0V		0.23		

### 37.2.14.3 Calibrated and tunable 32MHz internal oscillator characteristics

Table 37-57. 32MHz internal oscillator characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Tunable frequency range	DFLL can tune to this frequency over voltage and temperature	30		35	MHz
	Factory calibrated frequency			32		
	Factory calibration accuracy	T = 85°C, V <sub>CC</sub> = 3.0V	-1.5		1.5	%
	DFLL calibration step size			0.24		

### 37.2.14.4 32kHz Internal ULP Oscillator characteristics

Table 37-58. 32kHz internal ULP oscillator characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Output frequency			32		kHz
	Accuracy		-30		30	%

### 37.2.14.5 Internal Phase Locked Loop (PLL) characteristics

Table 37-59. Internal PLL characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
f <sub>IN</sub>	Input frequency	Output frequency must be within f <sub>OUT</sub>		TBD		MHz
f <sub>OUT</sub>	Output frequency <sup>(1)</sup>	V <sub>CC</sub> = 1.6	20		32	
		V <sub>CC</sub> = 2.7	20		96	
		V <sub>CC</sub> = 3.6V	20		128	
	Duty cycle			50		%
	Start-up lock time	f <sub>OUT</sub> = 48MHz		18		μs
	Re-lock time	f <sub>OUT-init</sub> = 10MHz, f <sub>OUT-end</sub> = 64MHz		17		

Note: 1. The maximum output frequency vs. supply voltage is linear between 1.8V and 2.7V, and can never be higher than four times the maximum CPU frequency.

### 37.2.14.6 External clock characteristics

Figure 37-10. External clock drive waveform.




Table 37-60. External clock<sup>(1)</sup>.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$1/t_{CK}$	Clock frequency <sup>(2)</sup>	$V_{CC} = 1.6 - 1.8V$			90	MHz
		$V_{CC} = 2.7 - 3.6V$			142	
$t_{CK}$	Clock period	$V_{CC} = 1.6 - 1.8V$	11			ns
		$V_{CC} = 2.7 - 3.6V$	7			
$t_{CH/CL}$	Clock high/low time	$V_{CC} = 1.6 - 1.8V$	4.5			
		$V_{CC} = 2.7 - 3.6V$	2.4			
$V_{IL/IH}$	Low/high level input voltage		See <a href="#">Table 37-7 on page 79</a>			V
$\Delta t_{CK}$	Reduction in period from one clock cycle to the next				10	%

- Notes:
1. System Clock Prescalers must be set so that maximum CPU clock frequency for device is not exceeded.
  2. The maximum frequency vs. supply voltage is linear between 1.8V and 2.7V, and the same applies for all other parameters with supply voltage conditions.

### 37.2.14.7 External 16MHz crystal oscillator and XOSC characteristics

Table 37-61. External 16MHz crystal oscillator and XOSC characteristics.

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
	Cycle to cycle jitter	FRQRANGE=0		<10		ns
		FRQRANGE=1, 2, 3		<1		
	Frequency error	FRQRANGE=0		<0.5		%
		FRQRANGE=1		<0.05		
		FRQRANGE=2		<0.005		
		FRQRANGE=3		<0.005		
	Duty cycle	FRQRANGE=0		50		
		FRQRANGE=1		50		
		FRQRANGE=2		50		
		FRQRANGE=3		50		
R <sub>Q</sub>	Negative impedance <sup>(1)</sup>	FRQRANGE=0	0.4MHz resonator, CL=100pF	13k		Ω
			1MHz crystal, CL=20pF	9k		
			2MHz crystal, CL=20pF	2.2k		
		FRQRANGE=1	1MHz crystal, CL=20pF	2.3k		
			2MHz crystal, CL=20pF	8k		
			9MHz crystal, CL=20pF	200		
		FRQRANGE=2	8MHz crystal, CL=20pF	225		
			9MHz crystal, CL=20pF	300		
			12MHz crystal, CL=10pF	175		
		FRQRANGE=3	8MHz crystal, CL=20pF	340		
			9MHz crystal, CL=20pF	400		
			12MHz crystal, CL=10pF	330		
12MHz crystal, CL=12pF	230					
	16MHz crystal, CL=10pF	115				
	ESR	SF = safety factor			min(R <sub>Q</sub> )/SF	kΩ

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units	
	Start-up time	XOSCPWR=0, FRQRANGE=0	0.4MHz resonator, CL=100pF		1.0		ms
		XOSCPWR=0, FRQRANGE=1	2MHz crystal, CL=20pF		2.6		
		XOSCPWR=0, FRQRANGE=2	8MHz crystal, CL=20pF		0.8		
		XOSCPWR=0, FRQRANGE=3	12MHz crystal, CL=20pF		1.0		
		XOSCPWR=1, FRQRANGE=3	16MHz crystal, CL=20pF		1.4		
C <sub>XTAL1</sub>	Parasitic capacitance XTAL1 pin			6		pF	
C <sub>XTAL2</sub>	Parasitic capacitance XTAL2 pin			10			
C <sub>LOAD</sub>	Parasitic capacitance load			3.8			

Note: 1. Numbers for negative impedance are not tested in production but guaranteed from design and characterization.


### 37.2.14.8 External 32.768kHz crystal oscillator and TOSC characteristics

**Table 37-62. External 32.768kHz crystal oscillator and TOSC characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
ESR/R1	Recommended crystal equivalent series resistance (ESR)	Crystal load capacitance 6.5pF			60	kΩ
		Crystal load capacitance 9.0pF			35	
C <sub>TOSC1</sub>	Parasitic capacitance TOSC1 pin			4.0		pF
C <sub>TOSC2</sub>	Parasitic capacitance TOSC2 pin			4.1		
C <sub>L</sub>	Parasitic capacitance load			2.0		
	Recommended safety factor	Capacitive load matched to crystal specification	3			

Note: 1. See Figure 37-11 for definition.

**Figure 37-11. TOSC input capacitance.**





The parasitic capacitance between the TOSC pins is  $C_{L1} + C_{L2}$  in series as seen from the crystal when oscillating without external capacitors.

### 37.2.15 SPI Characteristics

Figure 37-12. SPI timing requirements in master mode.





Figure 37-13. SPI timing requirements in slave mode.



**Table 37-63. SPI timing characteristics and requirements.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{SCK}$	SCK period	Master		(See Table 21-4 in XMEGA AU Manual)		ns
$t_{SCKW}$	SCK high/low width	Master		$0.5 \cdot SCK$		
$t_{SCKR}$	SCK rise time	Master		2.7		
$t_{SCKF}$	SCK fall time	Master		2.7		
$t_{MIS}$	MISO setup to SCK	Master		11		
$t_{MIH}$	MISO hold after SCK	Master		0		
$t_{MOS}$	MOSI setup SCK	Master		$0.5 \cdot SCK$		
$t_{MOH}$	MOSI hold after SCK	Master		1		
	SCK to out high	Master		1		
$t_{SSCK}$	Slave SCK period	Slave	$4 \cdot t_{ClkPER}$			
$t_{SSCKW}$	SCK high/low width	Slave	$2 \cdot t_{ClkPER}$			
$t_{SSCKR}$	SCK rise time	Slave			1600	
$t_{SSCKF}$	SCK fall time	Slave			1600	
$t_{SIS}$	MOSI setup to SCK	Slave	3			
$t_{SIH}$	MOSI hold after SCK	Slave	$t_{SCK}$			
$t_{SSS}$	$\overline{SS}$ setup to SCK	Slave	20			
$t_{SSH}$	$\overline{SS}$ hold after SCK	Slave	20			
$t_{SOS}$	MISO setup SCK	Slave		8		
$t_{SOH}$	MISO hold after SCK	Slave		13		
$t_{SOSS}$	MISO setup after $\overline{SS}$ low	Slave		11		
$t_{SOSh}$	MISO hold after $\overline{SS}$ high	Slave		8		

### 37.2.16 EBI characteristics

**Table 37-64. EBI SRAM characteristics and requirements.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{\text{CIKPER2}}$	SRAM clock period		$0.5 \cdot t_{\text{CIKPER}}$			
$t_{\text{ALH}}$	SRAM address hold after ALE low			$t_{\text{CIKPER2}}$		
$t_{\text{ALS}}$	SRAM address setup before ALE low (read and write)			$t_{\text{CIKPER2}}$		
$t_{\text{ALW}}$	SRAM ALE width			$t_{\text{CIKPER2}}$		
$t_{\text{ARH}}$	SRAM address hold after RE high			$t_{\text{CIKPER2}}$		
$t_{\text{ARS}}$	SRAM address setup before RE high			$t_{\text{CIKPER2}}$		
$t_{\text{AWH}}$	SRAM address hold after WE high			$t_{\text{CIKPER2}}$		
$t_{\text{AWS}}$	SRAM Address setup before WE high			$t_{\text{CIKPER2}}$		
$t_{\text{DRH}}$	SRAM data hold after RE high		0			
$t_{\text{DRS}}$	SRAM data setup to RE high	3.0V		12		
$t_{\text{DRS}}$	SRAM data setup to RE high	2.7V, 85°C	17			ns
$t_{\text{DRS}}$	SRAM data setup to RE high	1.6V, 85°C	27			
$t_{\text{DWH}}$	SRAM data hold after WE high			$t_{\text{CIKPER2}}$		
$t_{\text{DWS}}$	SRAM data setup to WE high			$t_{\text{CIKPER2}}$		
$t_{\text{RW}}$	SRAM read enable pulse width			$t_{\text{CIKPER2}} \cdot S_{\text{RWS}}$		
$t_{\text{WW}}$	SRAM write enable pulse width			$t_{\text{CIKPER2}} \cdot S_{\text{RWS}}$		
$t_{\text{CH}}$	SRAM chip select hold after RE/WE high			$t_{\text{CIKPER2}}$		
$t_{\text{CRS}}$	SRAM chip select setup to RE low or ALE high			0		
$t_{\text{CWS}}$	SRAM chip select setup to WE low (no ALE)			$t_{\text{CIKPER2}}$		


**Table 37-65. EBI SDRAM characteristics and requirements.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$t_{\text{ClkPER2}}$	SDRAM clock period		$0.5 \cdot t_{\text{ClkPER}}$			ns
$t_{\text{AH}}$	SDRAM address hold time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{AS}}$	SDRAM address setup time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CH}}$	SDRAM clock high-level width			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CL}}$	SDRAM clock low-level width			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CKH}}$	SDRAM CKE hold time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CKS}}$	SDRAM CKE setup time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CMH}}$	SDRAM CS, RAS, CAS, WE, DQM hold time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{CMS}}$	SDRAM CS, RAS, CAS, WE, DQM setup time			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{DRH}}$	SDRAM data in hold after CLK high		0			
$t_{\text{AC}}$	SDRAM access time from CLK				$t_{\text{ClkPER}} \cdot 5$	
$t_{\text{DWH}}$	SDRAM data out hold after CLK high			$0.5 \cdot t_{\text{ClkPER2}}$		
$t_{\text{DWS}}$	SDRAM data out setup before CLK high			$0.5 \cdot t_{\text{ClkPER2}}$		

### 37.2.17 Two-Wire Interface Characteristics

Table 37-66 on page 117 describes the requirements for devices connected to the Two-Wire Interface Bus. The Atmel AVR XMEGA Two-Wire Interface meets or exceeds these requirements under the noted conditions. Timing symbols refer to Figure 37-14.

**Figure 37-14. Two-Wire Interface bus timing.**



**Table 37-66. Two-wire interface characteristics.**

Symbol	Parameter	Condition	Min.	Typ.	Max.	Units
$V_{IH}$	Input high voltage		$0.7 \cdot V_{CC}$		$V_{CC} + 0.5$	V
$V_{IL}$	Input low voltage		-0.5		$0.3 \cdot V_{CC}$	
$V_{hys}$	Hysteresis of Schmitt trigger inputs		$0.05 \cdot V_{CC}^{(1)}$		0	
$V_{OL}$	Output low voltage	3mA, sink current	0		0.4	
$t_r$	Rise time for both SDA and SCL		$20 + 0.1 C_b^{(1)(2)}$		0	ns
$t_{of}$	Output fall time from $V_{IHmin}$ to $V_{ILmax}$	$10pF < C_b < 400pF^{(2)}$	$20 + 0.1 C_b^{(1)(2)}$		300	
$t_{SP}$	Spikes suppressed by input filter		0		50	
$I_I$	Input current for each I/O pin	$0.1V_{CC} < V_I < 0.9V_{CC}$	-10		10	$\mu A$
$C_I$	Capacitance for each I/O pin				10	pF
$f_{SCL}$	SCL clock frequency	$f_{PER}^{(3)} > \max(10f_{SCL}, 250kHz)$	0		400	kHz
$R_P$	Value of pull-up resistor	$f_{SCL} \leq 100kHz$	$\frac{V_{CC} - 0.4V}{3mA}$		$\frac{100ns}{C_b}$	$\Omega$
		$f_{SCL} > 100kHz$			$\frac{300ns}{C_b}$	
$t_{HD;STA}$	Hold time (repeated) START condition	$f_{SCL} \leq 100kHz$	4.0			$\mu s$
		$f_{SCL} > 100kHz$	0.6			
$t_{LOW}$	Low period of SCL clock	$f_{SCL} \leq 100kHz$	4.7			
		$f_{SCL} > 100kHz$	1.3			
$t_{HIGH}$	High period of SCL clock	$f_{SCL} \leq 100kHz$	4.0			
		$f_{SCL} > 100kHz$	0.6			
$t_{SU;STA}$	Set-up time for a repeated START condition	$f_{SCL} \leq 100kHz$	4.7			
		$f_{SCL} > 100kHz$	0.6			
$t_{HD;DAT}$	Data hold time	$f_{SCL} \leq 100kHz$	0		3.5	
		$f_{SCL} > 100kHz$	0		0.9	
$t_{SU;DAT}$	Data setup time	$f_{SCL} \leq 100kHz$	250			$\mu s$
		$f_{SCL} > 100kHz$	100			
$t_{SU;STO}$	Setup time for STOP condition	$f_{SCL} \leq 100kHz$	4.0			
		$f_{SCL} > 100kHz$	0.6			
$t_{BUF}$	Bus free time between a STOP and START condition	$f_{SCL} \leq 100kHz$	4.7			
		$f_{SCL} > 100kHz$	1.3			

- Notes:
1. Required only for  $f_{SCL} > 100kHz$ .
  2.  $C_b$  = Capacitance of one bus line in pF.
  3.  $f_{PER}$  = Peripheral clock frequency.

## 38. Typical Characteristics

### 38.1 ATxmega64A1U

#### 38.1.1 Current consumption

##### 38.1.1.1 Active mode supply current

Figure 38-1. Active supply current vs. frequency.

$f_{SYS} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .






Figure 38-2. Active supply current vs. frequency.

$f_{SYS} = 1 - 32\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .




**Figure 38-3. Active mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 32.768\text{kHz}$  internal oscillator.




**Figure 38-4. Active mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 1\text{MHz}$  external clock.




**Figure 38-5. Active mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 2MHz$  internal oscillator.



**Figure 38-6. Active mode supply current vs.  $V_{CC}$ .**


$f_{SYS} = 32MHz$  internal oscillator prescaled to 8MHz.





**Figure 38-7. Active mode supply current vs.  $V_{CC}$ .**


$f_{SYS} = 32\text{MHz}$  internal oscillator.



### 38.1.1.2 Idle mode supply current


**Figure 38-8. Idle mode supply current vs. frequency.**

$f_{SYS} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .




**Figure 38-9. Idle mode supply current vs. frequency.**

$f_{SYS} = 1 - 32\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .




**Figure 38-10. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 32.768\text{kHz}$  internal oscillator.




**Figure 38-11. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 1\text{MHz external clock.}$




**Figure 38-12. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 2\text{MHz internal oscillator.}$




**Figure 38-13. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 32\text{MHz}$  internal oscillator prescaled to 8MHz.




**Figure 38-14. Idle mode current vs.  $V_{CC}$ .**

$f_{SYS} = 32\text{MHz}$  internal oscillator.




### 38.1.1.3 Power-down mode supply current

**Figure 38-15. Power-down mode supply current vs. Temperature.**  
*All functions disabled.*




**Figure 38-16. Power-down mode supply current vs. Temperature.**  
*Sampled BOD with Watchdog Timer running on ULP oscillator.*




### 38.1.1.4 Power-save mode supply current

Figure 38-17. Power-save mode supply current vs.  $V_{CC}$ .  
Real Time Counter enabled and running from 1.024kHz output of 32.768kHz TOSC.




### 38.1.1.5 Standby mode supply current

Figure 38-18. Standby supply current vs.  $V_{CC}$ .  
Standby,  $f_{SYS} = 1MHz$ .



**Figure 38-19. Standby supply current vs.  $V_{CC}$ .**  
 25°C, running from different crystal oscillators.



### 38.1.2 I/O Pin Characteristics

#### 38.1.2.1 Pull-up

**Figure 38-20. I/O pin pull-up resistor current vs. pin voltage.**  
 $V_{CC} = 1.8V$ .




Figure 38-21. I/O pin pull-up resistor current vs. pin voltage.

$V_{CC} = 3.0V$ .





Figure 38-22. I/O pin pull-up resistor current vs. pin voltage.

$V_{CC} = 3.3V$ .





### 38.1.2.2 Output Voltage vs. Sink/Source Current

Figure 38-23. I/O pin output voltage vs. source current.

$V_{CC} = 1.8V$ .




Figure 38-24. I/O pin output voltage vs. source current.

$V_{CC} = 3.0V$ .




Figure 38-25. I/O pin output voltage vs. source current.

$V_{CC} = 3.3V$ .




Figure 38-26. I/O pin output voltage vs. source current.




Figure 38-27. I/O pin output voltage vs. sink current.

$V_{CC} = 1.8V$ .




Figure 38-28. I/O pin output voltage vs. sink current.

$V_{CC} = 3.0V$ .




Figure 38-29. I/O pin output voltage vs. sink current.

$V_{CC} = 3.3V$ .





Figure 38-30. I/O pin output voltage vs. sink current.



### 38.1.2.3 Thresholds and Hysteresis

Figure 38-31. I/O pin input threshold voltage vs.  $V_{CC}$ .  
 $T = 25^{\circ}\text{C}$ .




Figure 38-32. I/O pin input threshold voltage vs.  $V_{CC}$ .  
 $V_{IH}$  I/O pin read as "1".




Figure 38-33. I/O pin input threshold voltage vs.  $V_{CC}$ .

$V_{IL}$  I/O pin read as "0".






Figure 38-34. I/O pin input hysteresis vs.  $V_{CC}$ .



### 38.1.3 ADC Characteristics

**Figure 38-35. INL error vs. external  $V_{REF}$ .**  
 $T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.



**Figure 38-36. INL error vs. sample rate.**  
 $T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 2.0\text{V}$  external.




Figure 38-37. INL error vs. input code






Figure 38-38. DNL error vs. external  $V_{REF}$ .  
 $T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.





**Figure 38-39.DNL error vs. sample rate.**

*T = 25°C, V<sub>CC</sub> = 3.6V, V<sub>REF</sub> = 2.0V external.*



**Figure 38-40.DNL error vs. input code.**




Figure 38-41. Gain error vs.  $V_{REF}$ .

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500kps.






Figure 38-42. Gain error vs.  $V_{CC}$ .

$T = 25^{\circ}\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sampling speed = 500kps.




**Figure 38-43. ADC Offset error vs.  $V_{REF}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500ksp/s.




**Figure 38-44. Gain error vs. temperature.**

$V_{CC} = 3.0\text{V}$ ,  $V_{REF} = \text{external } 2.0\text{V}$ .



**Figure 38-45. ADC Offset vs.  $V_{CC}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sampling speed = 500kps.



**Figure 38-46. Noise vs.  $V_{REF}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500kps.





Figure 38-47.Noise vs.  $V_{CC}$ .


$T = 25^{\circ}\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sampling speed = 500ksps.



### 38.1.4 DAC Characteristics


Figure 38-48.DAC INL error vs.  $V_{REF}$ .

$V_{CC} = 3.6\text{V}$ , external reference, room temperature.




**Figure 38-49. DAC DNL error vs.  $V_{REF}$ .**

$V_{CC} = 3.6V$ , external reference, room temperature.




**Figure 38-50. DAC noise vs. temperature.**

$V_{CC} = 3.0V$ ,  $V_{REF} = 2.4V$ .




### 38.1.5 Analog Comparator Characteristics


**Figure 38-51. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*High-speed, small hysteresis.*



**Figure 38-52. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*Low power, small hysteresis.*



**Figure 38-53. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*High-speed mode, large hysteresis.*



**Figure 38-54. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*Low power, large hysteresis.*






Figure 38-55. Analog comparator current source vs. calibration value.

Temperature = 25°C.




Figure 38-56. Analog comparator current source vs. calibration value.

$V_{CC} = 3.0\text{V}$ .






Figure 38-57. Voltage scaler INL vs. SCALEFAC.

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.0\text{V}$ .



### 38.1.6 Internal 1.0V reference Characteristics

Figure 38-58. ADC/DAC Internal 1.0V reference vs. temperature.



### 38.1.7 BOD Characteristics

Figure 38-59. BOD thresholds vs. temperature.

*BOD level = 1.6V.*





Figure 38-60. BOD thresholds vs. temperature.

*BOD level = 3.0V.*



### 38.1.8 External Reset Characteristics

Figure 38-61. Minimum Reset pin pulse width vs.  $V_{CC}$ .




Figure 38-62. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 1.8V$ .




Figure 38-63. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 3.0V$ .




Figure 38-64. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 3.3V$ .




Figure 38-65. Reset pin input threshold voltage vs.  $V_{CC}$ .

$V_{IH}$  - Reset pin read as "1".






Figure 38-66. Reset pin input threshold voltage vs.  $V_{CC}$ .

$V_{IL}$  - Reset pin read as "0".




### 38.1.9 Power-on Reset Characteristics

**Figure 38-67.** Power-on reset current consumption vs.  $V_{CC}$ .  
*BOD level = 3.0V, enabled in continuous mode.*




**Figure 38-68.** Power-on reset current consumption vs.  $V_{CC}$ .  
*BOD level = 3.0V, enabled in sampled mode.*



### 38.1.10 Oscillator Characteristics


#### 38.1.10.1 Ultra Low-Power internal oscillator

Figure 38-69. Ultra Low-Power internal oscillator frequency vs. temperature.



#### 38.1.10.2 32.768kHz Internal Oscillator


Figure 38-70. 32.768kHz internal oscillator frequency vs. temperature.





**Figure 38-71. 32.768kHz internal oscillator frequency vs. calibration value.**


$V_{CC} = 3.0V, T = 25^{\circ}C.$



### 38.1.10.3 2MHz Internal Oscillator


**Figure 38-72. 2MHz internal oscillator frequency vs. temperature.**

*DFLL disabled.*




**Figure 38-73. 2MHz internal oscillator frequency vs. temperature.**

*DPLL enabled.*




**Figure 38-74. 2MHz internal oscillator CALA calibration step size.**

$V_{CC} = 3V.$



### 38.1.10.4 32MHz Internal Oscillator

**Figure 38-75. 32MHz internal oscillator frequency vs. temperature.**  
*DPLL disabled.*



**Figure 38-76. 32MHz internal oscillator frequency vs. temperature.**  
*DPLL enabled, from the 32.768kHz internal oscillator.*




Figure 38-77. 32MHz internal oscillator CALA calibration step size.

$V_{CC} = 3.0V$ .






Figure 38-78. 32MHz internal oscillator frequency vs. CALB calibration value.

$V_{CC} = 3.0V$ , *DPLL disabled*.




### 38.1.10.5 32MHz internal oscillator calibrated to 48MHz


**Figure 38-79. 48MHz internal oscillator frequency vs. temperature.**  
*DPLL disabled.*



**Figure 38-80. 48MHz internal oscillator frequency vs. temperature.**  
*DPLL enabled, from the 32.768kHz internal oscillator.*




**Figure 38-81. 32MHz internal oscillator CALA calibration step size.**  
 Using 48MHz calibration value from signature row,  $V_{CC} = 3.0V$ .



### 38.1.11 PDI characteristics

**Figure 38-82. Maximum PDI frequency vs.  $V_{CC}$ .**



## 38.2 ATxmega128A1U

### 38.2.1 Current consumption

#### 38.2.1.1 Active mode supply current

Figure 38-83. Active supply current vs. frequency.

$f_{SYS} = 0$  - 1MHz external clock,  $T = 25^{\circ}\text{C}$ .




Figure 38-84. Active supply current vs. frequency.

$f_{SYS} = 1$  - 32MHz external clock,  $T = 25^{\circ}\text{C}$ .




Figure 38-85.Active mode supply current vs.  $V_{CC}$ .

$f_{SYS} = 32.768kHz$  internal oscillator.




Figure 38-86.Active mode supply current vs.  $V_{CC}$ .

$f_{SYS} = 1MHz$  external clock.






Figure 38-87. Active mode supply current vs.  $V_{CC}$ .

$f_{SYS} = 2MHz$  internal oscillator.




Figure 38-88. Active mode supply current vs.  $V_{CC}$ .

$f_{SYS} = 32MHz$  internal oscillator prescaled to 8MHz.





Figure 38-89. Active mode supply current vs.  $V_{CC}$ .


$f_{SYS} = 32\text{MHz}$  internal oscillator.



### 38.2.1.2 Idle mode supply current


Figure 38-90. Idle mode supply current vs. frequency.

$f_{SYS} = 0 - 1\text{MHz}$  external clock,  $T = 25^\circ\text{C}$ .




**Figure 38-91. Idle mode supply current vs. frequency.**

$f_{SYS} = 1 - 32\text{MHz external clock}, T = 25^\circ\text{C}.$




**Figure 38-92. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 32.768\text{kHz internal oscillator}.$




**Figure 38-93. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 1\text{MHz external clock.}$




**Figure 38-94. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 2\text{MHz internal oscillator.}$




**Figure 38-95. Idle mode supply current vs.  $V_{CC}$ .**

$f_{SYS} = 32\text{MHz}$  internal oscillator prescaled to 8MHz.




**Figure 38-96. Idle mode current vs.  $V_{CC}$ .**

$f_{SYS} = 32\text{MHz}$  internal oscillator.




### 38.2.1.3 Power-down mode supply current

**Figure 38-97. Power-down mode supply current vs. Temperature.**  
*All functions disabled.*




**Figure 38-98. Power-down mode supply current vs. Temperature.**  
*Sampled BOD with Watchdog Timer running on ULP oscillator.*




### 38.2.1.4 Power-save mode supply current

**Figure 38-99. Power-save mode supply current vs.  $V_{CC}$ .**  
*Real Time Counter enabled and running from 1.024kHz output of 32.768kHz TOSC.*




### 38.2.1.5 Standby mode supply current

**Figure 38-100. Standby supply current vs.  $V_{CC}$ .**  
*Standby,  $f_{SYS} = 1MHz$ .*



**Figure 38-101. Standby supply current vs.  $V_{CC}$ .**  
 25°C, running from different crystal oscillators.



## 38.2.2 I/O Pin Characteristics

### 38.2.2.1 Pull-up

**Figure 38-102. I/O pin pull-up resistor current vs. pin voltage.**  
 $V_{CC} = 1.8V$ .






Figure 38-103. I/O pin pull-up resistor current vs. pin voltage.

$V_{CC} = 3.0V$ .





Figure 38-104. I/O pin pull-up resistor current vs. pin voltage.

$V_{CC} = 3.3V$ .



### 38.2.2.2 Output Voltage vs. Sink/Source Current

Figure 38-105. I/O pin output voltage vs. source current.

$V_{CC} = 1.8V.$




Figure 38-106. I/O pin output voltage vs. source current.

$V_{CC} = 3.0V.$




Figure 38-107. I/O pin output voltage vs. source current.

$V_{CC} = 3.3V$ .




Figure 38-108. I/O pin output voltage vs. source current.




Figure 38-109. I/O pin output voltage vs. sink current.

$V_{CC} = 1.8V$ .




Figure 38-110. I/O pin output voltage vs. sink current.

$V_{CC} = 3.0V$ .




Figure 38-111. I/O pin output voltage vs. sink current.

$V_{CC} = 3.3V$ .





Figure 38-112. I/O pin output voltage vs. sink current.



### 38.2.2.3 Thresholds and Hysteresis

Figure 38-113. I/O pin input threshold voltage vs.  $V_{CC}$ .  
 $T = 25^{\circ}\text{C}$ .




Figure 38-114. I/O pin input threshold voltage vs.  $V_{CC}$ .  
 $V_{IH}$  I/O pin read as "1".




Figure 38-115. I/O pin input threshold voltage vs.  $V_{CC}$ .

$V_{IL}$  I/O pin read as "0".






Figure 38-116. I/O pin input hysteresis vs.  $V_{CC}$ .



### 38.2.3 ADC Characteristics

**Figure 38-117. INL error vs. external  $V_{REF}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.



**Figure 38-118. INL error vs. sample rate.**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 2.0\text{V}$  external.






Figure 38-119. INL error vs. input code




Figure 38-120. DNL error vs. external  $V_{REF}$   
 $T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , external reference.




Figure 38-121.DNL error vs. sample rate.

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ ,  $V_{REF} = 2.0\text{V external}$ .






Figure 38-122.DNL error vs. input code.



**Figure 38-123. Gain error vs.  $V_{REF}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500kps.



**Figure 38-124. Gain error vs.  $V_{CC}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sampling speed = 500kps.




Figure 38-125. ADC Offset error vs.  $V_{REF}$ .

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500ksp/s.






Figure 38-126. Gain error vs. temperature.

$V_{CC} = 3.0\text{V}$ ,  $V_{REF} = \text{external } 2.0\text{V}$ .



**Figure 38-127. ADC Offset vs.  $V_{CC}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sampling speed = 500kps.



**Figure 38-128. Noise vs.  $V_{REF}$ .**

$T = 25^{\circ}\text{C}$ ,  $V_{CC} = 3.6\text{V}$ , ADC sampling speed = 500kps.





Figure 38-129.Noise vs.  $V_{CC}$ .


$T = 25^{\circ}\text{C}$ ,  $V_{REF} = \text{external } 1.0\text{V}$ , ADC sampling speed = 500ksps.



### 38.2.4 DAC Characteristics


Figure 38-130.DAC INL error vs.  $V_{REF}$ .

$V_{CC} = 3.6\text{V}$ , external reference, room temperature.




**Figure 38-131. DAC DNL error vs.  $V_{REF}$ .**

$V_{CC} = 3.6V$ , external reference, room temperature.




**Figure 38-132. DAC noise vs. temperature.**

$V_{CC} = 3.0V$ ,  $V_{REF} = 2.4V$ .




### 38.2.5 Analog Comparator Characteristics

**Figure 38-133. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*High-speed, small hysteresis.*




**Figure 38-134. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*Low power, small hysteresis.*





**Figure 38-135. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*High-speed mode, large hysteresis.*



**Figure 38-136. Analog comparator hysteresis vs.  $V_{CC}$ .**  
*Low power, large hysteresis.*




Figure 38-137. Analog comparator current source vs. calibration value.

Temperature = 25 °C.






Figure 38-138. Analog comparator current source vs. calibration value.

$V_{CC} = 3.0\text{V}$ .




**Figure 38-139. Voltage scaler INL vs. SCALEFAC.**

*T = 25°C, V<sub>CC</sub> = 3.0V.*



### 38.2.6 Internal 1.0V reference Characteristics

**Figure 38-140. ADC/DAC Internal 1.0V reference vs. temperature.**



### 38.2.7 BOD Characteristics

Figure 38-141. BOD thresholds vs. temperature.

*BOD level = 1.6V.*





Figure 38-142. BOD thresholds vs. temperature.

*BOD level = 3.0V.*



### 38.2.8 External Reset Characteristics

Figure 38-143. Minimum Reset pin pulse width vs.  $V_{CC}$ .




Figure 38-144. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 1.8V$ .




Figure 38-145. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 3.0V$ .




Figure 38-146. Reset pin pull-up resistor current vs. reset pin voltage.

$V_{CC} = 3.3V$ .




Figure 38-147. Reset pin input threshold voltage vs.  $V_{CC}$ .

$V_{IH}$  - Reset pin read as "1".






Figure 38-148. Reset pin input threshold voltage vs.  $V_{CC}$ .

$V_{IL}$  - Reset pin read as "0".




### 38.2.9 Power-on Reset Characteristics

**Figure 38-149. Power-on reset current consumption vs.  $V_{CC}$ .**  
*BOD level = 3.0V, enabled in continuous mode.*



**Figure 38-150. Power-on reset current consumption vs.  $V_{CC}$ .**  
*BOD level = 3.0V, enabled in sampled mode.*






## 38.2.10 Oscillator Characteristics

### 38.2.10.1 Ultra Low-Power internal oscillator

Figure 38-151. Ultra Low-Power internal oscillator frequency vs. temperature.



### 38.2.10.2 32.768kHz Internal Oscillator

Figure 38-152. 32.768kHz internal oscillator frequency vs. temperature.





Figure 38-153. 32.768kHz internal oscillator frequency vs. calibration value.

$V_{CC} = 3.0V, T = 25^{\circ}C.$



### 38.2.10.3 2MHz Internal Oscillator

Figure 38-154. 2MHz internal oscillator frequency vs. temperature.

*DFLL disabled.*




Figure 38-155. 2MHz internal oscillator frequency vs. temperature.

DPLL enabled.






Figure 38-156. 2MHz internal oscillator CALA calibration step size.

V<sub>CC</sub> = 3V.



### 38.2.10.4 32MHz Internal Oscillator

**Figure 38-157. 32MHz internal oscillator frequency vs. temperature.**  
*DPLL disabled.*



**Figure 38-158. 32MHz internal oscillator frequency vs. temperature.**  
*DPLL enabled, from the 32.768kHz internal oscillator.*




Figure 38-159. 32MHz internal oscillator CALA calibration step size.

$V_{CC} = 3.0V$ .






Figure 38-160. 32MHz internal oscillator frequency vs. CALB calibration value.

$V_{CC} = 3.0V$ , DPLL disabled.




### 38.2.10.5 32MHz internal oscillator calibrated to 48MHz


**Figure 38-161. 48MHz internal oscillator frequency vs. temperature.**  
*DPLL disabled.*



**Figure 38-162. 48MHz internal oscillator frequency vs. temperature.**  
*DPLL enabled, from the 32.768kHz internal oscillator.*




**Figure 38-163. 32MHz internal oscillator CALA calibration step size.**  
 Using 48MHz calibration value from signature row,  $V_{CC} = 3.0V$ .



### 38.2.11 PDI characteristics

**Figure 38-164. Maximum PDI frequency vs.  $V_{CC}$ .**



## 39. Errata

### 39.1 ATxmega64A1U

#### 39.1.1 Rev. L

- Register ANAINIT in MCUR will always read as zero
- Enabling DFLL with illegal reference oscillator will lock the DFLL
- XOSCPWR configuration is non-functional
- Configuration of PGM and CWCM is not as described in XMEGA AU Manual
- AWEX PWM output after fault restarted with wrong values
- RTC Counter value not correctly read after sleep
- RTC clock output option is non-functional
- USB, when receiving 1023 byte length isochronous frame, it will corrupt 1024th SRAM location
- USB endpoint table is 16-byte alignment
- USB Auto ZLP feature is non-functional
- Disabling the USART transmitter does not automatically set the TxD pin direction to input
- TWI, SDAHOLD configuration in the TWI CTRL register is one bit
- ADC has increased INL error in when used in SE unsigned mode at low temperatures
- ADC is non-functional in SE unsigned mode with VREF below 1.8V
- ADC has increased linearity error when using the gain stage above 500ksps
- DAC Offset calibration range too small when using AVCC as reference
- DAC clock noise
- Internal 1V reference has noise at low temperature

#### 1 Register ANAINIT in MCUR will always read as zero

The ANAINIT register in the MCUR module will always be read as zero even if written to a value. The actual content of the register is correct.

##### Problem fix/Workaround

Do not use software that reads these registers to get the Analog Initialization configuration.

#### 2. Enabling DFLL with illegal reference oscillator will lock the clock system

If external crystal is selected as reference for DFLL, but no crystal is connected and DFLL is enabled, the DFLL will be locked until reset is issued.

##### Problem fix/Workaround

Do not enable DFLL before reference clock is present, enabled and ready.

#### 3. XOSCPWR configuration is non-functional

The Crystal oscillator drive (XOSCPWR) option in the XOSC Control register is non-functional.

##### Problem fix/Workaround

None.



#### 4. Configuration of PGM and CWCM is not as described in XMEGA AU Manual

Configuration of common waveform channel mode (CWCM) and pattern generation mode (PGM), is not as described in the XMEGA AU manual.

##### Problem fix/Workaround

Configure PWM and CWCM according to the [Table 39-1 on page 201](#).

**Table 39-1. PWM and CWCM configuration.**

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

#### 5. AWEX PWM output after fault restarted with wrong values

When recovering from fault state, the PWM output will drive wrong values to the port for up to two  $CLK_{PER}$  + one  $CLK_{PER4}$  cycles.

##### Problem fix/Workaround

The following sequence can be used in Latched Mode:

- Disable DTI outputs (Write DTICxEN to 0)
- Clear fault flag
- Wait for Overflow
- Re-enable DTI (Write DTICxEN to 1)
- Set pin direction to Output

This will remove the glitch, but the following period will be shorter. In Cycle-by-cycle mode the same procedure can be followed as long as the Pattern Generation Mode is not enabled.

For Pattern generation mode, there is no workaround.

#### 6. RTC Counter value not correctly read after sleep

If a real time counter (RTC) interrupt is used wake up the device from sleep, and bit 0 of RTC count register (CNT) has the same value as when the device entered sleep, CNT will not be read correctly during the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register was when entering sleep.

##### Problem fix/Workaround

Wait at least one prescaled RTC clock cycle before reading CNT.

#### 7. RTC clock output option is non-functional

The real time counter (RTC) as clock output option is non-functional, and setting the RTCOUT bit in the clock and event out register (CLKEVOUT) will have no effect.

##### Problem fix/Workaround

None

**8. USB, when receiving 1023Byte length isochronous frame, it will corrupt 1024<sup>th</sup> SRAM location**

When USB is configured for isochronous operation and 1023Byte data payload size, the 1024<sup>th</sup> RAM location that is directly after the endpoint RAM buffer will be corrupted.

**Problem fix/Workaround**

Allocate 1024bytes RAM buffer when using 1023 isochronous endpoint. This workaround is implemented in all USB software and source code delivered from Atmel in the AVR Software Framework.

**9. USB endpoint table is 16-byte alignment**

The USB endpoint table uses 16-byte alignment, instead of 16-bit alignment.

**Problem fix/Workaround**

Align the endpoint configuration table pointer in SRAM to a 16-byte. This workaround is implemented in all USB software and source code delivered from Atmel in the AVR Software Framework.

**10. USB Auto ZLP feature is non-functional**

The Auto ZLP feature is non-functional and can not be used.

**Problem fix/Workaround**

None.

**11. Disabling the USART transmitter does not automatically set the TxD pin direction to input**

If the USART transmitter is idle with no frames to transmit, setting TXEN to zero will not automatically set the TxD pin direction to input.

**Problem fix/Workaround**

The TxD pin direction can be set to input using the Port pin direction to input using the port direction (DIR) register. When the port pin direction is input, it will be immediate and ongoing transmissions will be truncated.

**12. TWI, SDAHOLD configuration in the TWI CTRL register is one bit**

The SDAHOLD configuration in the TWI Control register (CTRL) is one bit. Due to this the SDA hold time can be configured for maximum ~50ns when enabled. Configuring for longer hold time will have no effect.

**Problem fix/Workaround**

If longer SDA hold time than 50nS is required it must be handled in software.

**13. ADC has increased INL error in when used in SE unsigned mode at low temperatures**

When the ADC is used on single ended (SE) unsigned mode, -INL error is increased up to +/- 5 LSB in temperatures below -20C.

**Problem fix/Workaround**

Use the ADC in single ended signed mode.

**14. ADC is non-functional in SE unsigned mode with  $V_{REF}$  below 1.8V**

When the ADC is used on single ended unsigned mode and  $V_{REF}$  is below 1.8V, INL and DNL error is increased above +/- 10LSB, i.e. the ADC have missing codes under this condition.

**Problem fix/Workaround**

Use the ADC in single ended signed mode.

**15. ADC has increased linearity error when using the gain stage above 500ksps**

The INL error for gain stage is increased to above 20LSB for sampling speed exceeding 500 ksps.

**Problem fix/Workaround**

None.

**16. DAC Offset calibration range too small when using AVCC as reference**

If using AVCC as reference, the DAC offset calibration will not totally remove the offset error. Offset could be up to 100LSB after calibration.

**Problem fix/Workaround**

Offset adjustment must be partly handled in software.

**17. DAC clock noise**

The system clock is visible as clock noise on the output of the DAC. Peak to peak noise is in the range 0.7mV - 1.6mV at 2MHz and 0.05mV to 0.1mV at 32MHz. If external clock is used as system clock, the noise is up to three times higher.

**Problem fix/Workaround**

Add external low-pass filter to remove the noise.

**18. Internal 1V reference has noise at low temperature**

The internal 1.0V reference for the ADC and DAC has increased noise at low temperatures. The noise can result in INL numbers up to +/- 20 LSB at temperatures below 0C.

**Problem fix/Workaround**

For the ADC, use oversampling to reduce noise. For the DAC use external filter to reduce the noise.

**39.1.2 Rev. A – K**

Not sampled.

## 39.2 ATxmega128A1U

### 39.2.1 Rev. L

- Register ANAINIT in MCUR will always read as zero
- Enabling DFLL with illegal reference oscillator will lock the DFLL
- XOSCPWR configuration is non-functional
- Configuration of PGM and CWCM is not as described in XMEGA AU Manual
- AWEX PWM output after fault restarted with wrong values
- RTC Counter value not correctly read after sleep
- RTC clock output option is non-functional
- USB, when receiving 1023 byte length isochronous frame, it will corrupt 1024th SRAM location
- USB endpoint table is 16-byte alignment
- USB Auto ZLP feature is non-functional
- Disabling the USART transmitter does not automatically set the TxD pin direction to input
- TWI, SDAHOLD configuration in the TWI CTRL register is one bit
- ADC has increased INL error in when used in SE unsigned mode at low temperatures
- ADC is non-functional in SE unsigned mode with VREF below 1.8V
- ADC has increased linearity error when using the gain stage above 500ksps
- DAC Offset calibration range too small when using AVCC as reference
- DAC clock noise
- Internal 1V reference has noise at low temperature

#### 1 Register ANAINIT in MCUR will always read as zero

The ANAINIT register in the MCUR module will always be read as zero even if written to a value. The actual content of the register is correct.

##### Problem fix/Workaround

Do not use software that reads these registers to get the Analog Initialization configuration.

#### 2. Enabling DFLL with illegal reference oscillator will lock the clock system

If external crystal is selected as reference for DFLL, but no crystal is connected and DFLL is enabled, the DFLL will be locked until reset is issued.

##### Problem fix/Workaround

Do not enable DFLL before reference clock is present, enabled and ready.

#### 3. XOSCPWR configuration is non-functional

The Crystal oscillator drive (XOSCPWR) option in the XOSC Control register is non-functional.

##### Problem fix/Workaround

None.

#### 4. Configuration of PGM and CWCM is not as described in XMEGA AU Manual

Configuration of common waveform channel mode (CWCM) and pattern generation mode (PGM), is not as described in the XMEGA AU manual.

### Problem fix/Workaround

Configure PWM and CWCM according to the [Table 39-1 on page 201](#).

**Table 39-2. PWM and CWCM configuration.**

PGM	CWCM	Description
0	0	PGM and CWCM disabled
0	1	PGM enabled
1	0	PGM and CWCM enabled
1	1	PGM enabled

### 5. AWEX PWM output after fault restarted with wrong values

When recovering from fault state, the PWM output will drive wrong values to the port for up to two  $CLK_{PER} +$  one  $CLK_{PER4}$  cycles.

#### Problem fix/Workaround

The following sequence can be used in Latched Mode:

- Disable DTI outputs (Write DTICxEN to 0)
- Clear fault flag
- Wait for Overflow
- Re-enable DTI (Write DTICxEN to 1)
- Set pin direction to Output

This will remove the glitch, but the following period will be shorter. In Cycle-by-cycle mode the same procedure can be followed as long as the Pattern Generation Mode is not enabled.

For Pattern generation mode, there is no workaround.

### 6. RTC Counter value not correctly read after sleep

If a real time counter (RTC) interrupt is used wake up the device from sleep, and bit 0 of RTC count register (CNT) has the same value as when the device entered sleep, CNT will not be read correctly during the first prescaled RTC clock cycle after wakeup. The value read will be the same as the value in the register was when entering sleep.

#### Problem fix/Workaround

Wait at least one prescaled RTC clock cycle before reading CNT.

### 7. RTC clock output option is non-functional

The real time counter (RTC) as clock output option is non-functional, and setting the RTCOUT bit in the clock and event out register (CLKEVOUT) will have no effect.

#### Problem fix/Workaround

None

### 8. USB, when receiving 1023Byte length isochronous frame, it will corrupt 1024<sup>th</sup> SRAM location

When USB is configured for isochronous operation and 1023Byte data payload size, the 1024<sup>th</sup> RAM location that is directly after the endpoint RAM buffer will be corrupted.

**Problem fix/Workaround**

Allocate 1024bytes RAM buffer when using 1023 isochronous endpoint. This workaround is implemented in all USB software and source code delivered from Atmel in the AVR Software Framework.

**9. USB endpoint table is 16-byte alignment**

The USB endpoint table uses 16-byte alignment, instead of 16-bit alignment.

**Problem fix/Workaround**

Align the endpoint configuration table pointer in SRAM to a 16-byte. This workaround is implemented in all USB software and source code delivered from Atmel in the AVR Software Framework.

**10. USB Auto ZLP feature is non-functional**

The Auto ZLP feature is non-functional and can not be used.

**Problem fix/Workaround**

None.

**11. Disabling the USART transmitter does not automatically set the TxD pin direction to input**

If the USART transmitter is idle with no frames to transmit, setting TXEN to zero will not automatically set the TxD pin direction to input.

**Problem fix/Workaround**

The TxD pin direction can be set to input using the Port pin direction to input using the port direction (DIR) register. When the port pin direction is input, it will be immediate and ongoing transmissions will be truncated.

**12. TWI, SDAHOLD configuration in the TWI CTRL register is one bit**

The SDAHOLD configuration in the TWI Control register (CTRL) is one bit. Due to this the SDA hold time can be configured for maximum ~50ns when enabled. Configuring for longer hold time will have no effect.

**Problem fix/Workaround**

If longer SDA hold time than 50nS is required it must be handled in software.

**13. ADC has increased INL error in when used in SE unsigned mode at low temperatures**

When the ADC is used on single ended (SE) unsigned mode, -INL error is increased up to +/- 5 LSB in temperatures below -20C.

**Problem fix/Workaround**

Use the ADC in single ended signed mode.

**14. ADC is non-functional in SE unsigned mode with  $V_{REF}$  below 1.8V**

When the ADC is used on single ended unsigned mode and  $V_{REF}$  is below 1.8V, INL and DNL error is increased above +/- 10LSB, i.e. the ADC have missing codes under this condition.

**Problem fix/Workaround**

Use the ADC in single ended signed mode.

**15. ADC has increased linearity error when using the gain stage above 500ksps**

The INL error for gain stage is increased to above 20LSB for sampling speed exceeding 500 ksps.

**Problem fix/Workaround**

None.

**16. DAC Offset calibration range too small when using AVCC as reference**

If using AVCC as reference, the DAC offset calibration will not totally remove the offset error. Offset could be up to 100LSB after calibration.

**Problem fix/Workaround**

Offset adjustment must be partly handled in software.

**17. DAC clock noise**

The system clock is visible as clock noise on the output of the DAC. Peak to peak noise is in the range 0.7mV - 1.6mV at 2MHz and 0.05mV to 0.1mV at 32MHz. If external clock is used as system clock, the noise is up to three times higher.

**Problem fix/Workaround**

Add external low-pass filter to remove the noise.

**18. Internal 1V reference has noise at low temperature**

The internal 1.0V reference for the ADC and DAC has increased noise at low temperatures. The noise can result in INL numbers up to +/- 20 LSB at temperatures below 0C.

**Problem fix/Workaround**

For the ADC, use oversampling to reduce noise. For the DAC use external filter to reduce the noise.

**39.2.2 Rev. A – K**

Not sampled.

## 40. Datasheet Revision History

Please note that the referring page numbers in this section are referred to this document. The referring revision in this section are referring to the document revision.

### 40.1 8385G – 11/2013

1. Updated note 2 in Port H - Alternate Functions in [Table 33-7 on page 60](#).

### 40.2 8385F – 12/2012

1. Updated the typical characteristics at 105°C for [“ATxmega128A1U” on page 204](#).

### 40.3 8385E – 11/2012

1. Updated the whole contents with an updated template (table tags and paragraph tags).
2. Updated the 100C1 package type on [page 2](#). Ball pitch is 0.80mm instead of 0.88mm.
3. Updated [Figure 2-1 on page 3](#). Pin 14 is VCC and not VDD.
4. Updated [Table 7-2 on page 14](#). ATxmega64A1U has internal SRAM (4K). ATxmega128A1U has internal SRAM (8K).
5. Updated [Figure 15-7 on page 33](#), [“Input sensing system overview”](#).
6. Updated [Figure 31-1 on page 54](#), [“Analog comparator overview.”](#)
7. Added electrical characterization for [“ATxmega64A1U” on page 74](#).
8. Updated [Table 37-28 on page 89](#) and [Table 37-61 on page 111](#). Added ESR and start-up time parameters.
9. Added typical characteristics for [“ATxmega64A1U” on page 118](#).

### 40.4 8385D – 07/2012

1. Updated [Table 7-2 on page 15](#). Devices are respectively ATxmega64A1U and ATxmega128A1U.

### 40.5 8385C – 07/2012

1. Updated [Table 7-1 on page 13](#). Device ID for ATxmega128A1U is 4C97. Device ID for ATxmega64A1U is 4E96.
2. Updated the package [“100C2” on page 73](#). The ball rows are A-K (without I).
3. Updated the whole datasheet using the Atmel new updated datasheet template that includes Atmel new logo and new registered TM.



## 40.6 8385B – 03/2012

1. Added “[Electrical Characteristics](#)” on page 74.
2. Added “[Typical Characteristics](#)” on page 118.
3. Updated “[Errata](#)” on page 200.
4. Used Atmel new datasheet template that includes Atmel new addresses on the last page.

## 40.7 8385A – 11/2011

1. Initial revision.

## Table of Contents

---

Features . . . . .	1
1. Ordering Information . . . . .	2
2. Pinout/Block Diagram . . . . .	3
3. Overview . . . . .	5
3.1 Block Diagram. . . . .	6
4. Resources . . . . .	7
4.1 Recommended reading. . . . .	7
5. Capacitive touch sensing . . . . .	7
6. AVR CPU . . . . .	8
6.1 Features . . . . .	8
6.2 Overview . . . . .	8
6.3 Architectural Overview . . . . .	8
6.4 ALU - Arithmetic Logic Unit. . . . .	9
6.5 Program Flow . . . . .	10
6.6 Status Register . . . . .	10
6.7 Stack and Stack Pointer . . . . .	10
6.8 Register File . . . . .	10
7. Memories . . . . .	11
7.1 Features . . . . .	11
7.2 Overview . . . . .	11
7.3 Flash Program Memory . . . . .	12
7.4 Fuses and Lock bits . . . . .	13
7.5 Data Memory . . . . .	13
7.6 EEPROM . . . . .	14
7.7 I/O Memory . . . . .	14
7.8 External Memory. . . . .	14
7.9 Data Memory and Bus Arbitration. . . . .	14
7.10 Memory Timing. . . . .	15
7.11 Device ID and Revision. . . . .	15
7.12 I/O Memory Protection . . . . .	15
7.13 JTAG Disable . . . . .	15
7.14 Flash and EEPROM Page Size . . . . .	15
8. DMAC – Direct Memory Access Controller . . . . .	17
8.1 Features . . . . .	17
8.2 Overview . . . . .	17
9. Event System . . . . .	18
9.1 Features . . . . .	18
9.2 Overview . . . . .	18
10. System Clock and Clock options . . . . .	19
10.1 Features . . . . .	19
10.2 Overview . . . . .	19

10.3	Clock Sources	20
<b>11.</b>	<b>Power Management and Sleep Modes</b>	<b>22</b>
11.1	Features	22
11.2	Overview	22
11.3	Sleep Modes	22
<b>12.</b>	<b>System Control and Reset</b>	<b>24</b>
12.1	Features	24
12.2	Overview	24
12.3	Reset Sequence	24
12.4	Reset Sources	24
<b>13.</b>	<b>WDT – Watchdog Timer</b>	<b>26</b>
13.1	Features	26
13.2	Overview	26
<b>14.</b>	<b>Interrupts and Programmable Multilevel Interrupt Controller</b>	<b>27</b>
14.1	Features	27
14.2	Overview	27
14.3	Interrupt vectors	27
<b>15.</b>	<b>I/O Ports</b>	<b>30</b>
15.1	Features	30
15.2	Overview	30
15.3	Output Driver	31
15.4	Input sensing	33
15.5	Alternate Port Functions	33
<b>16.</b>	<b>TC0/1 – 16-bit Timer/Counter Type 0 and 1</b>	<b>34</b>
16.1	Features	34
16.2	Overview	34
<b>17.</b>	<b>TC2 – Time/Counter Type 2</b>	<b>36</b>
17.1	Features	36
17.2	Overview	36
<b>18.</b>	<b>AWeX – Advanced Waveform Extension</b>	<b>37</b>
18.1	Features	37
18.2	Overview	37
<b>19.</b>	<b>Hi-Res – High Resolution Extension</b>	<b>38</b>
19.1	Features	38
19.2	Overview	38
<b>20.</b>	<b>RTC – 16-bit Real-Time Counter</b>	<b>39</b>
20.1	Features	39
20.2	Overview	39
<b>21.</b>	<b>USB – Universal Serial Bus Interface</b>	<b>40</b>
21.1	Features	40
21.2	Overview	40
<b>22.</b>	<b>TWI – Two-Wire Interface</b>	<b>42</b>

22.1	Features .....	42
22.2	Overview .....	42
<b>23.</b>	<b>SPI – Serial Peripheral Interface .....</b>	<b>43</b>
23.1	Features .....	43
23.2	Overview .....	43
<b>24.</b>	<b>USART .....</b>	<b>44</b>
24.1	Features .....	44
24.2	Overview .....	44
<b>25.</b>	<b>IRCOM – IR Communication Module .....</b>	<b>45</b>
25.1	Features .....	45
25.2	Overview .....	45
<b>26.</b>	<b>AES and DES Crypto Engine .....</b>	<b>46</b>
26.1	Features .....	46
26.2	Overview .....	46
<b>27.</b>	<b>CRC – Cyclic Redundancy Check Generator .....</b>	<b>47</b>
27.1	Features .....	47
27.2	Overview .....	47
<b>28.</b>	<b>EBI – External Bus Interface .....</b>	<b>48</b>
28.1	Features .....	48
28.2	Overview .....	48
<b>29.</b>	<b>ADC – 12-bit Analog to Digital Converter .....</b>	<b>49</b>
29.1	Features .....	49
29.2	Overview .....	49
<b>30.</b>	<b>DAC – 12-bit Digital to Analog Converter .....</b>	<b>51</b>
30.1	Features .....	51
30.2	Overview .....	51
<b>31.</b>	<b>AC – Analog Comparator .....</b>	<b>53</b>
31.1	Features .....	53
31.2	Overview .....	53
<b>32.</b>	<b>PDI – Programming and Debugging .....</b>	<b>55</b>
32.1	Features .....	55
32.2	Overview .....	55
<b>33.</b>	<b>Pinout and Pin Functions .....</b>	<b>56</b>
33.1	Alternate Pin Function Description .....	56
33.2	Alternate Pin Functions .....	58
<b>34.</b>	<b>Peripheral Module Address Map .....</b>	<b>63</b>
<b>35.</b>	<b>Instruction Set Summary .....</b>	<b>66</b>
<b>36.</b>	<b>Packaging information .....</b>	<b>71</b>
36.1	100A .....	71
36.2	100C1 .....	72

36.3	100C2	73
<b>37.</b>	<b>Electrical Characteristics</b>	<b>74</b>
37.1	ATxmega64A1U	74
37.2	ATxmega128A1U	96
<b>38.</b>	<b>Typical Characteristics</b>	<b>118</b>
38.1	ATxmega64A1U	118
38.2	ATxmega128A1U	159
<b>39.</b>	<b>Errata</b>	<b>200</b>
39.1	ATxmega64A1U	200
39.2	ATxmega128A1U	204
<b>40.</b>	<b>Datasheet Revision History</b>	<b>208</b>
40.1	8385G – 11/2013	208
40.2	8385F – 12/2012	208
40.3	8385E – 11/2012	208
40.4	8385D – 07/2012	208
40.5	8385C – 07/2012	208
40.6	8385B – 03/2012	209
40.7	8385A – 11/2011	209
<b>Table of Contents</b>		<b>i</b>



Enabling Unlimited Possibilities®

**Atmel Corporation**

1600 Technology Drive  
San Jose, CA 95110  
USA

**Tel:** (+1) (408) 441-0311

**Fax:** (+1) (408) 487-2600

[www.atmel.com](http://www.atmel.com)

**Atmel Asia Limited**

Unit 01-5 & 16, 19F  
BEA Tower, Millennium City 5  
418 Kwun Tong Roa

Kwun Tong, Kowloon

HONG KONG

**Tel:** (+852) 2245-6100

**Fax:** (+852) 2722-1369

**Atmel Munich GmbH**

Business Campus  
Parkring 4  
D-85748 Garching b. Munich  
GERMANY

**Tel:** (+49) 89-31970-0

**Fax:** (+49) 89-3194621

**Atmel Japan G.K.**

16F Shin-Osaki Kangyo Bldg  
1-6-4 Osaki, Shinagawa-ku  
Tokyo 141-0032

JAPAN

**Tel:** (+81) (3) 6417-0300

**Fax:** (+81) (3) 6417-0370

© 2012 Atmel Corporation. All rights reserved. / Rev.: 8385G-AVR-11/2013

Atmel®, Atmel logo and combinations thereof, Enabling Unlimited Possibilities®, and others are registered trademarks or trademarks of Atmel Corporation or its subsidiaries. Other terms and product names may be trademarks of others.

Disclaimer: The information in this document is provided in connection with Atmel products. No license, express or implied, by estoppel or otherwise, to any intellectual property right is granted by this document or in connection with the sale of Atmel products. EXCEPT AS SET FORTH IN THE ATMEL TERMS AND CONDITIONS OF SALES LOCATED ON THE ATMEL WEBSITE, ATMEL ASSUMES NO LIABILITY WHATSOEVER AND DISCLAIMS ANY EXPRESS, IMPLIED OR STATUTORY WARRANTY RELATING TO ITS PRODUCTS INCLUDING, BUT NOT LIMITED TO, THE IMPLIED WARRANTY OF MERCHANTABILITY, FITNESS FOR A PARTICULAR PURPOSE, OR NON-INFRINGEMENT. IN NO EVENT SHALL ATMEL BE LIABLE FOR ANY DIRECT, INDIRECT, CONSEQUENTIAL, PUNITIVE, SPECIAL OR INCIDENTAL DAMAGES (INCLUDING, WITHOUT LIMITATION, DAMAGES FOR LOSS AND PROFITS, BUSINESS INTERRUPTION, OR LOSS OF INFORMATION) ARISING OUT OF THE USE OR INABILITY TO USE THIS DOCUMENT, EVEN IF ATMEL HAS BEEN ADVISED OF THE POSSIBILITY OF SUCH DAMAGES. Atmel makes no representations or warranties with respect to the accuracy or completeness of the contents of this document and reserves the right to make changes to specifications and products descriptions at any time without notice. Atmel does not make any commitment to update the information contained herein. Unless specifically provided otherwise, Atmel products are not suitable for, and shall not be used in, automotive applications. Atmel products are not intended, authorized, or warranted for use as components in applications intended to support or sustain life.

# Mouser Electronics

Authorized Distributor

Click to View Pricing, Inventory, Delivery & Lifecycle Information:

[Atmel:](#)

[ATXMEGA128A1U-C7U](#) [ATXMEGA128A1U-AU](#) [ATXMEGA128A1U-CU](#) [ATXMEGA64A1U-AU](#) [ATXMEGA64A1U-AUR](#)