

Proximity Sensing 2-Key Touch Flash MCU

BS45F3335

Revision: V1.00 Date: September 14, 2021

www.holtek.com



Table of Contents

Features	
CPU Features	
Peripheral Features	
H-Bridge Driver Features	
General Description	
Block Diagram	8
Pin Assignment	9
Pin Description	9
H-Bridge Driver Pin Description	
Interconnection Signal Description	11
Absolute Maximum Ratings	
MCU Absolute Maximum Ratings	
H-Bridge Driver Absolute Maximum Ratings	12
D.C. Characteristics	12
Operating Voltage Characteristics	12
Operating Current Characteristics	
Standby Current Characteristics	13
A.C. Characteristics	
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator – LIRC – Frequency Accuracy	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	
LVR Electrical Characteristics	16
Internal Reference Voltage Characteristics	16
A/D Converter Electrical Characteristics	16
Operational Amplifier Electrical Characteristics	17
Sink Current Generator Electrical Characteristics	18
Power-on Reset Characteristics	19
H-Bridge Driver Electrical Characteristics	19
System Architecture	
Clocking and Pipelining	
Program Counter	23
Stack	
Arithmetic and Logic Unit – ALU	24
Flash Program Memory	
Structure	
Special Vectors	25



Look-up Table	25
Table Program Example	26
In Circuit Programming – ICP	27
On Chip Debug Support – OCDS	28
Data Memory	28
Structure	28
General Purpose Data Memory	29
Special Purpose Data Memory	29
Special Function Register Description	31
Indirect Addressing Registers – IAR0, IAR1	
Memory Pointers – MP0, MP1	31
Accumulator – ACC	32
Program Counter Low Register – PCL	32
Look-up Table Registers – TBLP, TBHP, TBLH	32
Status Register – STATUS	32
Bank Pointer – BP	34
Option Memory Mapping Register – ORMC	34
EEPROM Data Memory	35
EEPROM Data Memory Structure	
EEPROM Registers	35
Reading Data from the EEPROM	37
Writing Data to the EEPROM	37
Write Protection	37
EEPROM Interrupt	37
Programming Considerations	38
Oscillators	39
Oscillator Overview	39
System Clock Configurations	39
Internal High Speed RC Oscillator – HIRC	40
Internal 32kHz Oscillator – LIRC	40
Operating Modes and System Clocks	40
System Clocks	40
System Operation Modes	41
Control Registers	42
Operating Mode Switching	44
Standby Current Considerations	47
Wake-up	47
Watchdog Timer	48
Watchdog Timer Clock Source	48
Watchdog Timer Control Register	48
Watchdog Timer Operation	49
Reset and Initialisation	50
Reset Functions	
Reset Initial Conditions	53



Input/Output Ports	55
Pull-high Resistors	56
Port A Wake-up	56
I/O Port Control Registers	57
I/O Port Source Current Control	57
Pin-shared Functions	58
I/O Pin Structures	61
Programming Considerations	61
Timer Modules – TM	62
Introduction	
TM Operation	62
TM Clock Source	62
TM Interrupts	62
TM External Pins	62
Programming Considerations	63
Compact Type TM – CTM	64
Compact Type TM Operation	
Compact Type TM Register Description	
Compact Type TM Operating Modes	
Proximity Sensing Circuit	
Proximity Sensing Circuit Operation	
Proximity Sensing Circuit Registers	
Offset Calibration Procedure	
Sink Current Generator	
Sink Current Generator Registers	
Analog to Digital Converter	
A/D Converter Overview	
A/D Converter Register Description	
A/D Converter Operation.	
A/D Converter Reference Voltage	
A/D Converter Input Signals	
Conversion Rate and Timing Diagram	
Summary of A/D Conversion Steps	
Programming Considerations	
A/D Conversion Function	
A/D Conversion Programming Examples	89
Touch Key Function	
Touch Key Structure	
Touch Key Register Definition	91
Touch Key Operation	95
Touch Key Interrupt	
Programming Considerations	96



Interrupts	97
Interrupt Registers	97
Interrupt Operation	99
External Interrupt	100
Touch Key Interrupt	101
A/D Converter Interrupt	101
TM Interrupts	101
EEPROM Interrupt	101
Time Base Interrupts	101
Interrupt Wake-up Function	103
Programming Considerations	103
H-Bridge Driver	104
H-Bridge Control	
Active Period and Sleep Period	105
HBV _{DD} Under Voltage Lock-out	105
Over Current Protection – OCP	106
Output Short-Circuit Protection – OSP	106
Over Temperature Protection – OTP	106
Motor Current Sensing	107
Power Dissipation	107
Component/Motor Selection Guide	108
Thermal Consideration	108
Application Circuits	109
Instruction Set	110
Introduction	110
Instruction Timing	110
Moving and Transferring Data	110
Arithmetic Operations	110
Logical and Rotate Operation	111
Branches and Control Transfer	111
Bit Operations	111
Table Read Operations	111
Other Operations	111
Instruction Set Summary	112
Table Conventions	
Instruction Definition	114
Package Information	
24-pin SSOP (150mil) Outline Dimensions	



Features

CPU Features

- · Operating Voltage
 - f_{SYS} =8MHz: 1.8V~5.5V
- Up to $0.5\mu s$ instruction cycle with 8MHz system clock at $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillator types
 - Internal High Speed 8MHz RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- 4-level subroutine nesting
- · Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 2K×15
- RAM Data Memory: 128×8
- True EEPROM Memory: 32×8
- 2 touch key functions fully integrated without requiring external components
- · Watchdog Timer function
- 11 bidirectional I/O lines
- Single external interrupt line shared with I/O pin
- Timer Module for time measure, compare match output and PWM output function
- Dual Time-Base functions for generation of fixed time interrupt signals
- 4 external channel 10-bit resolution A/D converter with programmable internal reference voltage V_{VR}
- · 2-channel sink current generator provides an infrared LED constant current driving of up to 320mA
- · Proximity Sensing Circuit
 - One Operational Amplifier
- · Low Voltage Reset function
- Package type: 24-pin SSOP

H-Bridge Driver Features

- 1 channel H-bridge motor driver: low MOSFET On-resistance: 0.5Ω (HS+LS)
- Wide HBV_{DD} input voltage range of 1.8V to 6.0V
- Maximum motor power supply V_{M} : Up to 7.5V
- Maximum 2.1A motor peak current
- Four operation modes: Forward, Reverse, Brake and Standby

Rev. 1.00 6 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU



- · Sleep period activation mechanism
 - Automatically entering Sleep Period by resetting both IN1 and IN2 for over 10ms
- Low sleep current $< 0.1 \mu A$
- Split controller and motor power supply pins: HBVDD and VM
- Isolated Motor Current Sensing Pin: PGND
- Up to 200kHz PWM Input Control Operation
- · Protection Features
 - HBV_{DD} Under Voltage Lock-Out
 - Over Current Protection
 - Thermal Shutdown Protection
 - · Output Short Circuit Protection

General Description

The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller with integrated Proximity Sensing, Touch Key and H-bridge driver functions.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 10-bit A/D converter, a Proximity Sensing Circuit mainly composed of an operational amplifier and a 2-channel Sink Current Gnerator. With regard to internal timers, the device includes extremely flexible Timer Module providing functions for timing, pulse generation and PWM output operations. Protective features such as an internal Watchdog Timer and Low Voltage Reset coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

The device also includes fully integrated high and low speed oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.


The device includes a 1-channel H-bridge driver with a maximum motor peak current of 2.1A. A simple two input control pin structure is used to provide four control modes in active period: Forward, Reverse, Brake and Standby modes, and also control the H-bridge to enter/exit the sleep period. A full range of protection functions are integrated including OCP, OSP and OTP to prevent device damage even if the motor stalls or experiences a short circuit in critical operating environments. The H-bridge driver also includes separate power supplies for the control circuits and the motor power supply and also includes a current sensing pin to allow the system to measure the motor current using an external resistor.

The inclusion of flexible I/O programming features, Time-Base functions, touch keys along with many other features ensure that the device will find excellent use in various Proximity Sensing products.

Rev. 1.00 7 September 14, 2021




Block Diagram



Rev. 1.00 8 September 14, 2021



Pin Assignment



- Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.
 - 2. The OCDSDA and OCDSCK pins are supplied as OCDS dedicated pins and as such only available for the BS45V3335 device which is the OCDS EV chip for the BS45F3335 device.
 - 3. When the ISINK0 and ISINK1 pins are externally connected together by users, their corresponding internal switches and current control registers should be properly configured to avoid current leakage problem. Refer to the "Sink Current Generator" section.

Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	OPT	I/T	O/T	Description		
	PA0	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
PA0/INT/AN0/CTP/	INT	PAS0 INTC0 INTEG	ST	_	External interrupt input		
101 27 40 02 02 7	AN0	PAS0	AN	_	A/D Converter external input channel 0		
	CTP	PAS0	_	CMOS	CTM output		
	ICPDA	_	ST	CMOS	ICP data/address		
	OCDSDA	_	ST	CMOS	OCDS data/address, for EV chip only		
	PA1	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
PA1/OPDAO/AN1/CTP	OPDAO	PAS0	_	AN	OPAMP output		
	AN1	PAS0	AN	_	A/D Converter external input channel 1		
	CTP	PAS0	_	CMOS	CTM output		
	PA2	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up		
PA2/OPDAN/VBAT/	OPDAN	PAS0	AN	_	OPAMP inverting input		
ICPCK/OCDSCK	VBAT	PAS0	AN	_	A/D Converter external input		
	ICPCK	_	ST	_	ICP clock pin		
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only		

Rev. 1.00 9 September 14, 2021



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

Pin Name	Function	OPT	I/T	O/T	Description
PA3/OPDAP	PA3	PAPU PAWU PAS0	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	OPDAP	PAS0	AN	_	OPAMP Non-inverting input
PA4/VBAT	PA4	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	VBAT	PAS1	AN	_	A/D Converter external input
PA5/CTCK	PA5	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	CTCK	_	ST	_	CTM clock input
	PA6	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
PA6/OPDAP/AN2/CTPB	OPDAP	PAS1	AN	_	OPAMP Non-inverting input
	AN2	PAS1	AN	_	A/D Converter external input channel 2
	СТРВ	PAS1	_	CMOS	CTM inverting output
PA7/AN3	PA7	PAPU PAWU PAS1	ST	CMOS	General purpose I/O. Register enabled pull-high and wake-up
	AN3	PAS1	AN	_	A/D Converter external input channel 3
	PB2	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
PB2/KEY1/VREF	KEY1	PBS0	AN	_	Touch key input
	VREF	PBS0	AN	_	A/D Converter external reference input
PB3/KEY2	PB3	PBPU PBS0	ST	CMOS	General purpose I/O. Register enabled pull-high
	KEY2	PBS0	AN	_	Touch key input
PB4/CTP	PB4	PBPU PBS1	ST	CMOS	General purpose I/O. Register enabled pull-high
	CTP	PBS1	_	CMOS	CTM output
ISINK0	ISINK0	_	_	AN	Sink0 current source
ISINK1	ISINK1	_	_	AN	Sink1 current cource
VDD/AVDD	VDD	-	PWR	_	Digital positive power supply
VUUIAVUU	AVDD	_	PWR	_	Analog positive power supply
VSS	VSS	_	PWR	_	Digital negative power supply
AVSS	AVSS	_	PWR	_	Analog negative power supply
NC	_		_	_	No connected

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input;

AN: Analog signal.

O/T: Output type; PWR: Power;

CMOS: CMOS output;

Rev. 1.00 September 14, 2021



H-Bridge Driver Pin Description

Pin Name	Туре	Description
HBVDD	Р	H-bridge driver power supply
VM	Р	H-bridge driver motor power supply
OUT1	0	H-bridge output 1
PGND	G	Motor Current Sensing Terminal Connect via a sensing resistor to ground. If it is not necessary to sense the motor current, the PGND line should be directly connected to VSS.
OUT2	0	H-bridge output 2
HBVSS	G	Ground

Legend: I: Input; O: Output; P: Power;

Interconnection Signal Description

The interconnection lines between the MCU and the H-Bridge driver are listed in the following table. The PB0 and PB1 are not connected to the external package and only for internal use, while the CTM outputs are connected to the external package via other pin locations.

G: Ground.

MCU Signal	H-Bridge Signal	Function	Description
PB0/CTP		PB0	General purpose I/O with an always enabled pull-low. Internally connected to the H-bridge driver input IN1
	IN1	СТР	CTM output Internally connected to the H-bridge driver input IN1
		IN1	H-bridge driver input 1 Internally connected to the MCU's PB0/CTP output
		PB1	General purpose I/O with an always enabled pull-low. Internally connected to the H-bridge driver input IN2
PB1/CTPB	PB IN2	СТРВ	CTM inverting output Internally connected to the H-bridge driver input IN2
		IN2	H-bridge driver input 2 Internally connected to the MCU's PB1/CTPB output

Note: As the internal signals, PB0/CTP and PB1/CTPB, are internally connected to the H-bridge driver inputs IN1 and IN2 respectively, the relevant pin-shared control bits and I/O control bits should be properly configured, in order to implement correct interconnection.

Absolute Maximum Ratings

MCU Absolute Maximum Ratings

Supply Voltage	V _{SS} -0.3V to 6.0V
Input Voltage	V_{SS} -0.3V to V_{DD} +0.3V
Storage Temperature	-50°C to 125°C
Operating Temperature	-40°C to 85°C
I _{OL} Total	80mA
I _{OH} Total	80mA
Total Power Dissipation	500mW

Rev. 1.00 11 September 14, 2021



H-Bridge Driver Absolute Maximum Ratings

Param	eter	Value	Unit
HBV _{DD}		-0.3 to +6.6	V
V _M , OUT1, OUT2		-0.3 to +8.25	V
IN1, IN2		-0.3 to (HBV _{DD} +0.3)	V
PGND		±0.7	V
Operating Temperature Rang	е	-40 to +85	°C
Maximum Junction Temperate	ure	+150	°C
Lead Temperature (Soldering	10sec)	+260	°C
CCD Cuscontibility	Human Body Model	±5000	V
ESD Susceptibility	Machine Model	±400	V

Recommended Operating Range

Parameter	Value	Unit	
HBV _{DD}	1.8 to 6.0	V	
V _{M(MAX)}	7.5	V	
PGND _(MAX)	±0.5	V	
Tout(rms)	1.5 (Thermal Limited)	А	
lout(peak)	2.1	А	

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect devices reliability.

D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
V_{DD}	Operating Voltage – HIRC	f _{SYS} =f _{HIRC} =8MHz	1.8	_	5.5	V
	Operating Voltage – LIRC	f _{SYS} =f _{LIRC} =32kHz	1.8	_	5.5	V

Operating Current Characteristics

Ta=25°C

Symbol	Operating Mode		Test Conditions	Min.	Tun	Max.	Unit
Syllibol	Operating Mode	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	Onit
SLOW Mode – LIRC		1.8V		_	8	16	
	3V	f _{SYS} =32kHz	_	10	20	μΑ	
		5V		_	30	50	
I _{DD}		1.8V		_	0.6	1.0	
F	FAST Mode – HIRC	3V	f _{SYS} =8MHz	_	0.8	1.2	mA
		5V		_	1.6	2.4	

Note: When using the characteristic table data, the following notes should be taken into consideration.

1. Any digital inputs are setup in a non-floating condition.

Rev. 1.00 12 September 14, 2021



- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Standby Current Characteristics

Ta=25°C, unless otherwise specified

Symbol	Standby Mada	Т	est Conditions	Min.	Turn	Max.	Max.	Unit
Symbol	Standby Mode	V _{DD}	Conditions	IVIIII.	Тур.	IVIAX.	@85°C	Offic
	1.8V		_	0.11	0.15	2.00		
	SLEEP Mode	3V	WDT off	_	0.11	0.15	2.00	μA
		5V		_	0.18	0.38	2.90	
		1.8V		_	2.4	4.0	4.8	
I _{STB}	IDLE0 Mode – LIRC	3V	f _{SUB} on	_	3	5	6	μA
		5V		_	5	10	12	
		1.8V		_	288	400	480	
	IDLE1 Mode – HIRC	3V	f _{SUB} on, f _{SYS} =8MHz	_	360	500	600	μA
		5V		_	600	800	960	

Note: When using the characteristic table data, the following notes should be taken into consideration.

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

Symbol	Parameter	Tes	Min.	Tun	Max.	Unit		
Symbol	Parameter	V _{DD}	Temp.	IVIIII.	Тур.	IVIAX.	Offic	
		3V/5V	25°C	-1%	8	+1%		
		30/30	-40°C~85°C	-3%	8	+3%		
ļ.	8MHz Writer Trimmed HIRC	2.2V~5.5V	25°C	-2.5%	8	+2.5%	NAL I-	
f _{HIRC}	Frequency	2.2V~5.5V	2.20~5.50	-40°C~85°C	-4%	8	+4%	MHz
		1 0\/_ 5 5\/	25°C	-5%	8	+5%		
		1.8V~5.5V	-40°C~85°C	-10%	8	+10%		

Note: 1. The 3V/5V values for V_{DD} are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V/5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.


Rev. 1.00 13 September 14, 2021



Low Speed Internal Oscillator - LIRC - Frequency Accuracy

Symbol Parameter	Те	Min.	Тур.	Max.	Unit		
	Parameter	V _{DD}	Temp.	IVIIII.	Typ.	IVIAX.	Unit
f _{LIRC}	LIRC Frequency	1.8V~5.5V	-40°C~85°C	-7%	32	+7%	kHz
tstart	LIRC Start-up Time	_	-40°C~85°C	_	_	100	μs

Operating Frequency Characteristic Curves



System Start Up Time Characteristics

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	System Start-up Time	f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC}	_	16	_	t _{HIRC}
	(Wake-up from Condition where f _{SYS} is off)	f _{SYS} =f _{SUB} =f _{LIRC}	_	2	_	t _{LIRC}
	System Start-up Time	f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC}	_	2	_	t _H
t _{SST}	(Wake-up from Condition where f _{SYS} is on)	f _{SYS} =f _{SUB} =f _{LIRC}	_	2	_	t _{SUB}
	System Speed Switch Time (FAST to SLOW Mode or SLOW to FAST Mode)	f_{HIRC} switches from off \rightarrow on	_	16	_	t _{HIRC}
	System Reset Delay Time (Reset source from Power-on reset or LVR Hardware Reset)	RR _{POR} =5V/ms				
t _{RSTD}	System Reset Delay Time (LVRC/WDTC Register Software Reset)	_	14	16	18	ms
	System Reset Delay Time (WDT Overflow Reset)	_				
t _{SRESET}	Minimum Software Reset Width to Reset	_	45	90	120	μs

Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.

- 2. The time units, shown by the symbols t_{HIRC} etc., are the inverse of the corresponding frequency values as provided in the frequency tables. For example, t_{HIRC} =1/ f_{HIRC} , t_{SYS} =1/ f_{SYS} etc.
- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Rev. 1.00 14 September 14, 2021



Input/Output Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min	Tun	Max.	Unit
Symbol	Parameter	V _{DD}	Conditions	wiin.	Typ.	wax.	Unit
VII	Input Low Voltage for I/O Ports	5V		0	_	1.5	V
VIL	input Low Voltage for 1/O Forts	V _{DD} Conditions Min. or conditions Typ. or conditions Min. or conditions Min. or conditions Typ. or conditions Min. or conditions	$0.2V_{\text{DD}}$	V			
V _{IH}	Input High Voltage for I/O Ports	5V	_	3.5	_	5.0	V
VIH	input riigir voitage for i/O r orts		_	0.8V _{DD}	_	V_{DD}	· •
lou	Sink Current for I/O Ports	3V	Vo. =0 1Vpp	16	32		mA
IOL	Chine Garrent for 170 1 Grea	5V	VOL 0.1 V DD	32	65	_	1117 (
	Source Current for I/O Ports	_	Vou = 0.9Vpp	-4	-8	_	mA
	(PB0~PB4)	5V	Von O.O VDD	-8	-16	_	,
						_	mA
		5V	(m = 0 or 2 or 4 or 6)	-1.5	-2.9		
Іон				-1.3	-2.5		mA
1.011	Source Current for I/O Pins	5V	(m = 0 or 2 or 4 or 6)	-2.5	-5.1		
	(PA0~PA7)	_			-3.6	_	mA
		5V	(m = 0 or 2 or 4 or 6)	-3.6	-7.3		
			$(m = 0 \text{ or } 2 \text{ or } 4 \text{ or } 6)$ $(V_{OH} = 0.9V_{DD}, SLEDC[m+1: m] = 11B$		-8		mA
		-	(m = 0 or 2 or 4 or 6)	_			
		-	LVPU=0. PxPU=FFH (Px=PA. PB)			100	
Rph	Pull-high Resistance for I/O	-				50	kΩ
	Ports (1)	_	LVPU=1. PxPU=FFH (Px=PA. PB)			23.00	
		-		3.5		12.0	
R _{PL}	Pull-low Resistance for	-	_	-		15	kΩ
	PB0~PB1 Pins (2)	5V	_	5	10	15	
I _{LEAK}	Input Leakage Current	5V		_	_	±1	μΑ
t _{TCK}	CTCK Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs
t _{INT}	Interrupt Pin Minimum Pulse Width	_	_	10	_	_	μs

- Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.
 - 2. The R_{PL} internal pull-low resistance value is calculated by connecting to V_{DD} and enabling the input pin with the pull-high resistor disabled and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PL} value.

Rev. 1.00 15 September 14, 2021



Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified

Comphal	Dovemeter	Т	est Conditions	Min	Trees	Max	I Imit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage for Write – Data EEPROM Memory	_	_	2.2	_	5.5	V
t _{DEW}	Erase / Write Cycle Time – Flash Program Memory	_	_	_	2	3	ms
t _{EERD}	Read time	_	_	_	_	4	t _{sys}
I _{DDPGM}	Programming / Erase Current on V _{DD}	_	_	_	_	5.0	mA
_	Cell Endurance – Flash Program Memory	_	_	10K	_	_	E/W
E _P	Cell Endurance –Data EEPROM Memory	_	_	100K	_	_	⊏ / V V
t _{RETD}	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year

Note: "E/W" means Erase/Write times.

LVR Electrical Characteristics

Ta=-40°C~85°C

Symbol	Downwood on		Test Conditions	Min	T	Marr	1124
Cynnbor	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	1.8	_	5.5	V
V_{LVR}	Low Voltage Reset Voltage	_	LVR enable	-5%	1.7	+5%	V
	On another Comment	3V	17.0	_	_	15	
ILVRBG	Operating Current	5V	LVR enable, V _{LVR} =1.7V	_	15	25	μA
t _{LVR}	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs
I _{LVR}	Additional Current for LVR Enable	5V	VBGEN=0	_	_	25	μA

Internal Reference Voltage Characteristics

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Typ.	Max.	Unit
		V _{DD}	Conditions	IVIIII.	iyp.	IVIAA.	Unit
t _{BGS}	V _{BG} Turn On Stable Time	_	No load	_	_	50	μs
I _{BG}	Additional Current for Bandgap Reference Enable	_	VBGEN=1, LVR disable	_	_	2	μΑ

Note: The V_{BG} voltage is used as the A/D converter internal signal input.

A/D Converter Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter	Те	st Conditions	Min.	Тур.	Max.	Unit
		V _{DD}	Conditions	wiin.		IVIAX.	Unit
V_{DD}	Operating Voltage	_	_	1.8	_	5.5	V
V _{ADI}	Input Voltage	_	_	0	_	V_{REF}	V
V _{REF}	Reference Voltage	_	_	1.6	_	V_{DD}	V
N _R	Resolution	_	_	_	_	10	Bit
DNL	Differential Non-linearity	_	V _{REF} =V _{DD} , t _{ADCK} =0.5μs	-1.5	_	1.5	LSB
INL	Integral Non-linearity	_	V _{REF} =V _{DD} , t _{ADCK} =0.5µs	-2	_	2	LSB

Rev. 1.00 September 14, 2021



0	2	Te	st Conditions			M	11.24
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
	4.15	1.8V		_	300	420	
I _{ADC}	Additional Current for A/D Converter Enable	3V	No load, t _{ADCK} =0.5µs	_	340	500	μΑ
	Litable	5V		_	500	700	
t _{ADCK}	Clock Period	_	_	0.5	_	10.0	μs
t _{ON2ST}	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t _{ADS}	Sampling Time	_	_	_	4	_	t _{ADCK}
t _{ADC}	Conversion Time (Including A/D Sample and Hold Time)	_	_	_	14	_	t _{ADCK}
GERR	A/D Conversion Gain Error	_	V _{REF} =V _{DD}	-2	_	2	LSB
OSRR	A/D Conversion Offset Error	_	V _{REF} =V _{DD}	-2	_	2	LSB
I _{PGA}	Additional Current for OPA Enable	3V	No load	_	390	550	
IPGA	Additional Current for OFA Enable	5V	INO IOAU	_	500	650	μA
Vor	OPA Maximum Output Voltage Range	3V		Vss+0.1	_	V _{DD} -0.1	V
V OR	OFA Maximum Output Voltage Range	5V	_	V _{SS} +0.1	_	V _{DD} -0.1	V
		1.8V~5.5V	Ta=25°C	-5%	1.6	+5%	
		1.8V~5.5V	Ta=-40°C~85°C	-10%	1.6	+10%	
V _{VR}	OBA Fix Voltage Output	3.2V~5.5V	Ta=25°C	-5%	3.0	+5%	V
V VR	OPA Fix Voltage Output	3.2V~5.5V	Ta=-40°C~85°C	-10%	3.0	+10%	V
		4.2V~5.5V	Ta=25°C	-5%	4.0	+5%	
		4.2V~5.5V	Ta=-40°C~85°C	-10%	4.0	+10%	

Operational Amplifier Electrical Characteristics

Ta=-40°C~85°C

Cumbal	Parameter		Test Conditions	Min	Trees	Max	I India
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	1.8	5.0	5.5	V
I _{OPA}	Additional Current for OPA		No load, OPDABW=0	_	80	200	μA
IOPA	Enable		No load, OPDABW=1	_	230	510	μΑ
Vos	Input Offset Voltage	5V	Without calibration (OPDAOF[5:0]=100000B)	-15	_	+15	mV
			With calibration	-2	_	+2	
los	Input Offset Current	5V	V _{IN} =1/2 V _{CM}	_	1	10	nA
V _{СМ}	Common Mode Voltage Range	_	_	Vss	_	V _{DD} -	V
PSRR	Power Supply Rejection Ratio	5V	_	50	70	_	dB
CMRR	Common Mode Rejection Ratio	5V	_	50	80	_	dB
Aol	Open Loop Gain	_	_	60	80	_	dB
SR	Slew Rate	5V	R _{LOAD} =1MΩ, C _{LOAD} =60pF, OPDABW=0	180	500	_	1//200
SK	Siew Rate	50	R _{LOAD} =1MΩ, C _{LOAD} =60pF, OPDABW=1	600	1800	_	V/ms
GBW	Gain Bandwidth	5V	R _{LOAD} =1MΩ, C _{LOAD} =60pF, OPDABW=0	250	600	_	kHz
GBW	Gaiii Daiiuwiutii	50	R _{LOAD} =1MΩ, C _{LOAD} =60pF, OPDABW=1	800	2000	_	Kr1Z
Vor	Maximum Output Voltage Range	_	R_{LOAD} =5k Ω to $V_{DD}/2$	V _{SS} +120	_	V _{DD} -180	mV



Sink Current Generator Electrical Characteristics

Ta=-40°C~85°C, unless otherwise specified

Cumbal	Davamatav		Test Conditions	Min	Time	May	Unit
Symbol	Parameter	V _{DD}	Conditions	Min.	Тур.	Max.	Unit
V _{DD}	Operating Voltage	_	_	1.8	_	5.5	V
		5V	(After trimming) Ta=25°C, V _{ISINK0} =3.0V, ISGDATA0[3:0]=0000B, ISST0=0	1.90	2.00	2.10	
		_	(After trimming) Ta=-40°C~85°C, V _{ISINK0} =1.0V~4.5V, ISGDATA0[3:0]=0000B, ISST0=0	1.64	2.00	2.36	
	Sink Current for ISINK0 Pin	_	(After trimming) Ta=-40°C~85°C, V _{ISINK0} =0.7V~1.0V, ISGDATA0[3:0]=0000B, ISST0=0	1.40	2.00	2.10	mΛ
Isinko	SIIK CUITEIL IOI ISIINNO FIII	5V	(After trimming) Ta=25°C, V _{ISINK0} =3.0V, ISGDATA0[3:0]=1111B, ISST0=1	147	160	173	mA
		_	(After trimming) Ta=-40°C~85°C, V _{ISINK0} =1.0V~4.5V, ISGDATA0[3:0]=1111B, ISST0=1	128	160	189	
		_	(After trimming) Ta=-40°C~85°C, V _{ISINK0} =0.7V~1.0V, ISGDATA0[3:0]=1111B, ISST0=1	112	160	173	
		5V	(After trimming) Ta=25°C, V _{ISINK1} =3.0V, ISGDATA1[3:0]=0000B, ISST1=0	1.80	2.00	2.20	
		_	(After trimming) Ta=-40°C~85°C, V _{ISINK1} =1.0V~4.5V, ISGDATA1[3:0]=000B, ISST1=0	1.64	2.00	2.36	
	Sink Current for ISINK4 Dis	_	(After trimming) Ta=-40°C~85°C, V _{ISINK1} =0.7V~1.0V, ISGDATA1[3:0]=0000B, ISST1=0	1.40	2.00	2.20	A
Isink1	Sink Current for ISINK1 Pin	5V	(After trimming) Ta=25°C, V _{ISINK1} =3.0V, ISGDATA1[3:0]=1111B, ISST1=1	144	160	176	mA
		_	(After trimming) Ta=-40°C~85°C, V _{ISINK1} =1.0V~4.5V, ISGDATA1[3:0]=1111B, ISST1=1	128	160	189	
		_	(After trimming) Ta=-40°C~85°C, V _{ISINK1} =0.7V~1.0V, ISGDATA1[3:0]=1111B, ISST1=1	112	160	176	

Note: When the ISINK0 and ISINK1 pins are externally connected together, their corresponding internal switches and current control registers should be properly configured to avoid current leakage problem. Refer to the "Sink Current Generator" section.


Rev. 1.00 18 September 14, 2021



Power-on Reset Characteristics

Ta=-40°C~85°C

Cumbal	Parameter		est Conditions	Min.	Time	Max.	Unit
Symbol			Conditions	wiin.	Тур.	wax.	Unit
V _{POR}	V _{DD} Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RR _{POR}	V _{DD} Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t _{POR}	Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset	_	_	1	_	_	ms



H-Bridge Driver Electrical Characteristics

HBV_{DD}=V_M=5V and Ta=25°C

	TIDVDD-VM-JV and ta-23 C								
Symbol	Parameter Test Condition		Min.	Тур.	Max.	Unit			
Power S	Supply								
HBV _{DD}	Supply Voltage (1)	_	1.8	_	6.0	V			
I _{DD}	Supply Operation Current	PWM=25kHz, no load	_	650	1000	μA			
I _{DD(STB)}	Supply Standby Current	IN1=IN2='0', active period	_	600	800	μΑ			
I _{DD(SLP)}	Supply Sleep Current	IN1=IN2='0', sleep period	_	_	0.1	μA			
V _M	Motor Power Supply	_	_	_	7.5	V			
I _M	V _M Operation Current	PWM=25kHz, no load	_	0.25	0.60	mA			
I _{M(STB)}	V _M Standby Current	IN1=IN2='0', active period	_	150	300	μΑ			
H-Bridg	e Driver								
Ron	HS+LS FET On-resistance (2)	HBV _{DD} =V _M =3V, I _{OUT} =500mA	_	0.5	_	Ω			
VCLAMP	Clamp Diode Voltage	I=300mA (HS and LS)	_	0.8	_	V			
I _{HS(OFF)}	HS MOSFET Leakage Current	IN1=IN2='0', V_M =7.5V, V_{OUT} =0V, measure I (V_M)	_	_	0.1	μA			
t _{r(OUT)}	Output Rise Time	R _L =20Ω, 10% to 90% (Figure 1)	_	100	_	ns			
t _{f(OUT)}	Output Fall Time	R _L =20Ω, 10% to 90% (Figure 1)	_	30	_	ns			
Control	Logic								
\ /	Innut I aria I any Valtaria	HBV _{DD} =5V	_	_	0.80	V			
V_{IL}	Input Logic Low Voltage	HBV _{DD} =1.8V	_	_	0.36	V			
\ /	Innert Lania High Valtage	HBV _{DD} =5V	2.0	_	_	V			
V _{IH}	Input Logic High Voltage	HBV _{DD} =1.8V	0.9	_	_	\ \			
V _{HYS}	Input Logic Hysteresis	_	_	0.1	_	V			
t _{P1}		R _L =20Ω, INx to OUTx (high-Z to high/low)	_	40	_	ns			
t _{P2}	IN-to-OUT Propagation Delay	R _L =20Ω, INx to OUTx (high/low to high-Z)	_	120	_	ns			
t _{P3}	(Figure 1)	R _L =20Ω, INx to OUTx	_	40	_	ns			
t _{P4}		R _L =20Ω, INx to OUTx	_	120	_	ns			
t _{SLPEN}	Sleep Period Entry Time	IN1=IN2='0' until charge pump switches off (Figure 2)	_	10	_	ms			
f _{PWM}	Input PWM Frequency	Internal charge pump activates	_	_	200	kHz			

Rev. 1.00 September 14, 2021

Symbol	Parameter	Test Condition	Min.	Тур.	Max.	Unit
Charge	Pump					
t _{CP_ON}	Charge Pump On Time	Charge pump activation time	_	11	_	ms
Protecti	on					
V _{UVLO+}	HBV _{DD} Turn On Level	HBV _{DD} rises	_	_	1.8	V
V _{UVLO-}	HBV _{DD} Turn Off Level	HBV _{DD} falls	1.5	_	_	V
IOCP	Over Current Threshold	With deglitch time, t _{DEG} (Figure 5)	1.9	2.1	_	Α
t _{DEG}	Over Current Deglitch Time	(Figure 3, 5)	_	1.0	_	μs
t _{RETRY}	Over Current Retry Time	(Figure 4, 5)	_	1.0	_	ms
I _{OSP}	Short Circuit Protection Threshold (3)	Without deglitch time (Figure 4, 5)	_	3.1	_	Α
t _{SHD}	Thermal Shutdown Threshold	_	_	150	_	°C
t _{REC}	Thermal Recovery Temperature	_	_	120	_	°C

Note: 1. It is recommended to apply the same voltage level to the H-bridge driver and MCU in applications.

- 2. The "HS" means High Side while the "LS" means Low Side.
- 3. The H-bridge driver provides full short circuit protection for the OUTx-to-ground, OUTx-to-power or OUT1-to-OUT2 path.




Figure 1. H-Bridge Driver Operation Mode Control Logic in Active Period

Rev. 1.00 September 14, 2021






Figure 2. H-Bridge Driver Operation Mode Control Timing Diagram




Figure 3. H-Bridge Driver OCP Reaction




Figure 4. H-Bridge Driver OSP Reaction

Rev. 1.00 21 September 14, 2021






Figure 5. H-Bridge Driver Retry Reaction

System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.


Clocking and Pipelining

The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.


Rev. 1.00 22 September 14, 2021



For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining



Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demands a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter						
High Byte Low Byte (PCL)						
PC10~PC8	PCL7~PCL0					

Program Counter

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256

Rev. 1.00 23 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU


locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into four levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- Arithmetic operations:
 ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Rev. 1.00 24 September 14, 2021




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $2K \times 15$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL [m]" instruction. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register.

Rev. 1.00 25 September 14, 2021



The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700H" which refers to the start address of the last page within the 2K Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the first address specified by TBLP and TBHP if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and can not be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule, it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
mov a,06h
               ; initialise low table pointer - note that this address is referenced
mov tblp,a
               ; to the last page or the page that tbhp pointed
tabrd tempreg1 ; transfers value in table referenced by table pointer data at program
               ; memory address "706H" transferred to tempreg1 and TBLH dec tblp
               ; reduce value of table pointer by one
tabrd tempreg2; transfers value in table referenced by table pointer
               ; data at program memory address "705H" transferred to tempreg2 and TBLH
                ; in this example the data "1AH" is transferred to tempreg1
                ; and data "OFH" to register tempreg2 and the data "OOH" is transferred to TBLH
:
org 700h
               ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
:
:
```

Rev. 1.00 26 September 14, 2021



In Circuit Programming - ICP


The provision of Flash Type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device. As an additional convenience, a means of programming the microcontroller in-circuit has provided using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.

The Holtek Flash MCU to Writer Programming Pin correspondence table is as follows:

Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, taking control of the ICPDA and ICPCK pins for data and clock programming purposes. The user must there take care to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

Rev. 1.00 27 September 14, 2021



On Chip Debug Support - OCDS

An EV chip exists for the purposes of device emulation. This EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure


Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The Data Memory is subdivided into two banks, all of which are implemented in 8-bit wide RAM. Switching between the different Data Memory banks is achieved by properly setting the Bank Pointer to the correct value. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

Special Purpose Data Memory	General Purpose Data Memory		
Located Banks	Capacity Bank: Address		
0: 00H~7FH 1: 40H (EEC only)	128×8	0: 80H~FFH	

Rev. 1.00 28 September 14, 2021





General Purpose Data Memory

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



	Bank 0	Bank 1		Bank 0	Bank 1
00H	IAR0		40H		EEC
01H	MP0		41H	OPSWA	
02H	IAR1		42H	OPSWB	
03H	MP1		43H	OPSWC	
04H	BP		44H	OPDC	
05H	ACC		45H	OPDACAL	
06H	PCL		46H	SADC0	
07H	TBLP		47H	SADC1	
08H	TBLH		48H	SADOH	
09H	TBHP		49H	SADOL	
0AH	STATUS		4AH	ORMC	
0BH	SCC		4BH		
0CH	HIRCC				
0DH	LVRC				
0EH	INTEG				
0FH	RSTFC				
10H	INTC0				
11H	INTC1				
12H	INTC2				
13H					
14H	PA				
15H	PAC				
16H	PAPU				
17H	PAWU				
18H	PB				
19H	PBC				
1AH	PBPU				
1BH					
1CH					
1DH	SLEDC				
1EH	VBGC				
1FH	WDTC				
20H	PSC0R				
21H	TB0C				
22H	PSC1R				
23H	TB1C				
24H	EEA				
25H	EED				
26H	PAS0				
27H	PAS1				
28H	PBS0 PBS1				
29H 2AH	PDOI				
2BH	TKTMR				
2CH	TKC0				
2DH	TKC1				
2EH	TK16DL				
2FH	TK16DH				
30H	TKM0C0				
31H	TKM0C1				
32H	TKM016DL				
33H	TKM016DH				
34H	TKM0ROL				
35H	TKM0ROH				
36H	CTMC0				
37H	CTMC1				
38H	CTMDL				
39H	CTMDH				
ЗАН	CTMAL				
3ВН	CTMAH				
3CH	ISGENC				
3DH	ISGDATA0				
3EH	ISGDATA1				
3FH	LVPUC		7FH		
1	. Harrand	- 00H	·		
	: Unused, read as	5 UU∏			

Special Purpose Data Memory Structure

Rev. 1.00 September 14, 2021



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional sections however several registers require a separate description in this section.

Indirect Addressing Registers - IAR0, IAR1

The Indirect Addressing Registers, IAR0 and IAR1, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 and IAR1 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0 or MP1. Acting as a pair, IAR0 and MP0 can together access data only from Bank 0 while the IAR1 register together with the MP1 register pair can access data from any Data Memory bank. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

Memory Pointers - MP0, MP1

Two Memory Pointers, known as MP0 and MP1 are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Bank 0, while MP1 and IAR1 are used to access data from all banks according to the BP register. Direct Addressing can only be used with Bank 0, all other banks must be addressed indirectly using MP1 and IAR1.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program

```
data .section 'data'
adres1 db?
adres2 db ?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
                            ; setup size of block
     mov a, 04h
    mov block, a
    mov a, offset adres1
                           ; Accumulator loaded with first RAM address
                             ; setup memory pointer with first RAM address
    mov mp0, a
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                             ; increase memory pointer
     sdz block
                             ; check if last memory location has been cleared
     jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.



Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.

Rev. 1.00 32 September 14, 2021



- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status register are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	х	Х	Х

"x": Unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.



Bank Pointer - BP

For this device, the Data Memory is divided into two banks, Bank 0 and Bank 1. Selecting the required Data Memory area is achieved using the Bank Pointer. Bit 0 of the Bank Pointer is used to select Data Memory Banks 0~1.

The Data Memory is initialised to Bank 0 after a reset, except for a WDT time-out reset in the IDLE or SLEEP Mode, in which case, the Data Memory bank remains unaffected. Directly addressing the Data Memory will always result in Bank 0 being accessed irrespective of the value of the Bank Pointer. Accessing data from Bank 1 must be implemented using Indirect Addressing.

• BP Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	DMBP0
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 **DMBP0**: Data Memory Bank selection

0: Bank 0 1: Bank 1

Option Memory Mapping Register – ORMC

The ORMC register is used to enable the Option Memory Mapping function. The Option Memory capacity is 32 words. When a specific pattern of 55H and AAH is consecutively written into this register, the Option Memory Mapping function will be enabled and then the Option Memory code can be read by using the table read instruction. The Option Memory addresses $00H\sim1FH$ will be mapped to Program Memory last page addresses $E0H\simFFH$.

To successfully enable the Option Memory Mapping function, the specific pattern of 55H and AAH must be written into the ORMC register in two consecutive instruction cycles. It is therefore recommended that the global interrupt bit EMI should first be cleared before writing the specific pattern, and then set high again at a proper time according to users' requirements after the pattern is successfully written. An internal timer will be activated when the pattern is successfully written. The mapping operation will be automatically finished after a period of 4×t_{LIRC}. Therefore, users should read the data in time, otherwise the Option Memory Mapping function needs to be restarted. After the completion of each consecutive write operation to the ORMC register, the timer will recount.

When the table read instructions are used to read the Option Memory code, both "TABRD [m]" and "TABRDL [m]" instructions can be used. However, care must be taken if the "TABRD [m]" instruction is used, the table pointer defined by the TBHP register must be referenced to the last page. Refer to corresponding sections about the table read instruction for more details.

ORMC Register

Bit	7	6	5	4	3	2	1	0
Name	ORMC7	ORMC6	ORMC5	ORMC4	ORMC3	ORMC2	ORMC1	ORMC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **ORMC7~ORMC0**: Option Memory Mapping specific pattern

When a specific pattern of 55H and AAH is written into this register, the Option Memory Mapping function will be enabled. Note that the register content will be cleared after the MCU is woken up from the IDLE/SLEEP mode.

Rev. 1.00 34 September 14, 2021



EEPROM Data Memory

The device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

EEPROM Data Memory Structure

The EEPROM Data Memory capacity is 32×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address register and a data register in Bank 0 and a single control register in Bank 1.

EEPROM Registers

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Bank 0, they can be directly accessed in the same way as any other Special Function Register. The EEC register however, being located in Bank 1, can only be read from or written to indirectly using the MP1 Memory Pointer and Indirect Addressing Register, IAR1. Because the EEC control register is located at address 40H in Bank 1, the MP1 Memory Pointer must first be set to the value 40H and the Bank Pointer register, BP, set to the value, 01H, before any operations on the EEC register are executed.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
EEA	_	_	_	EEA4	EEA3	EEA2	EEA1	EEA0	
EED	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0	
EEC	D7	_	_	_	WREN	WR	RDEN	RD	

EEPROM Register List

• EEA Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	EEA4	EEA3	EEA2	EEA1	EEA0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit $4\sim0$ **EEA4~EEA0**: Data EEPROM address bit $4\sim$ bit 0

EED Register

Bit	7	6	5	4	3	2	1	0
Name	EED7	EED6	EED5	EED4	EED3	EED2	EED1	EED0
R/W								
POR	0	0	0	0	0	0	0	0

Bit $7 \sim 0$ **EED7~EED0**: Data EEPROM data bit $7 \sim$ bit 0

Rev. 1.00 35 September 14, 2021



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

• EEC Register

Bit	7	6	5	4	3	2	1	0
Name	D7	_	_	_	WREN	WR	RDEN	RD
R/W	R/W	_	_	_	R/W	R/W	R/W	R/W
POR	0	_	_	_	0	0	0	0

Bit 7 **D7**: Reserved bit, must be fixed at "0"

Bit 6~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished

1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.

- 2. Ensure that the f_{SUB} clock is stable before executing the write operation.
- 3. Ensure that the write operation is totally complete before changing the contents of the EEPROM related registers.

Rev. 1.00 36 September 14, 2021



Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

Write Protection

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Bank Pointer register, BP, will be reset to zero, which means that Data Memory Bank 0 will be selected. As the EEPROM control register is located in Bank 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

EEPROM Interrupt

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global and the EEPROM interrupts are enabled and the stack is not full, a jump to the associated EEPROM Interrupt vector will take place. When the interrupt is serviced the EEPROM interrupt flag, DEF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

Rev. 1.00 37 September 14, 2021



Programming Considerations

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Bank Pointer register, BP, could be normally cleared to zero as this would inhibit access to Bank 1 where the EEPROM control register exists. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data, the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Programming Examples

Reading data from the EEPROM - polling method

```
MOV A, EEPROM ADRES
                           ; user defined address
MOV EEA, A
MOV A, 40H
                           ; setup memory pointer MP1
MOV MP1, A
                           ; MP1 points to EEC register
MOV A, 01H
                           ; setup Bank Pointer
MOV BP, A
SET IAR1.1
                           ; set RDEN bit, enable read operations
SET IAR1.0
                            ; start Read Cycle - set RD bit
BACK:
S7 TAR1.0
                           ; check for read cycle end
JMP BACK
CLR IAR1
                            ; disable EEPROM read if no more read operations are required
CLR BP
MOV A, EED
                            ; move read data to register
MOV READ DATA, A
```

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

Writing Data to the EEPROM - polling method

```
MOV A, EEPROM ADRES
                           ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                           ; user defined data
MOV EED, A
MOV A, 40H
                           ; setup memory pointer MP1
MOV MP1, A
                            ; MP1 points to EEC register
MOV A, 01H
                            ; setup Bank Pointer
MOV BP, A
CLR EMI
SET IAR1.3
                            ; set WREN bit, enable write operations
SET IAR1.2
                            ; start Write Cycle - set WR bit - executed immediately
                            ; after setting WREN bit
SET EMI
BACK:
SZ IAR1.2
                           ; check for write cycle end
JMP BACK
CLR BP
```

Rev. 1.00 38 September 14, 2021



Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator operations are selected through the relevant control registers.

Oscillator Overview


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

Туре	Name	Frequency		
Internal High Speed RC	HIRC	8MHz		
Internal Low Speed RC	LIRC	32kHz		

Oscillator Types

System Clock Configurations

There are two oscillator sources, a high speed oscillator and a low speed oscillator. The high speed system clock is sourced from the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and as the system clock can be dynamically selected.



Internal High Speed RC Oscillator - HIRC

The high speed internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has a fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Internal 32kHz Oscillator - LIRC

The internal 32kHz System Oscillator is also a fully integrated RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


System Clocks

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2\sim f_{\rm H}/64$.

Rev. 1.00 40 September 14, 2021





Device Clock Configurations

Note: When the system clock source f_{SYS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

System Operation Modes

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Modes are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	ı	Register S	etting	fsys	fн	fsив	furc
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	ISYS	IН	ISUB	ILIRC
FAST	On	Х	х	000~110	f _H ~f _H /64	On	On	On
SLOW	On	Х	х	111	f _{SUB}	On/Off (1)	On	On
IDLE0	Off	0	1	000~110	Off	Off	On	On
IDLEO	Oii	U	'	111	On	Oli	On	On
IDLE1	Off	1	1	xxx	On	On	On	On
IDLE2	Off	1	0	000~110	On	On	Off	On
IDLEZ	Oll	l	U	111	Off	On	Oll	On
SLEEP	Off	0	0	xxx	Off	Off	Off	On/Off (2)

"x": Don't care

Note: 1. The $f_{\rm H}$ clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The f_{LIRC} clock will be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

Rev. 1.00 41 September 14, 2021

FAST Mode

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontroller to operate normally with a clock source come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} . The f_{SUB} clock is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit both are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped. However, the f_{LIRC} clock can continue to operate if the WDT function is enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The SCC and HIRCC registers are used to control the system clock and the HIRC oscillator configurations.

Register		Bit						
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
HIRCC	_	_	_	_	_	_	HIRCF	HIRCEN

System Operating Mode Control Register List

Rev. 1.00 42 September 14, 2021



SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f_H 001: f_H/2 010: f_H/4 011: f_H/8 100: f_H/16 101: f_H/32 110: f_H/64 111: f_{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB}, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Note: A certain delay is required before the relevant clock is successfully switched to the target clock source after any clock switching setup using the CKS2~CKS0 bits. A proper delay time must be arranged before executing the following operations which require immediate reaction with the target clock source.

Clock switching delay time = $4 \times t_{SYS} + [0 \sim (1.5 \times t_{Curr.} + 0.5 \times t_{Tar.})]$, where $t_{Curr.}$ indicates the current clock period, $t_{Tar.}$ indicates the target clock period and t_{SYS} indicates the current system clock period.

HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_	_	_	_	R	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable


Rev. 1.00 43 September 14, 2021



Operating Mode Switching

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by setting the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.

Rev. 1.00 44 September 14, 2021






SLOW Mode to FAST Mode Switching

In SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_{H} ~ f_{H} /64.

However, if f_H is not used in SLOW mode and thus switched off, it will take some time to re-oscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Rev. 1.00 45 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

Entering the SLEEP Mode

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- · The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is always enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE0 Mode

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is always enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE1 Mode

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is always enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.00 46 September 14, 2021



Entering the IDLE2 Mode

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is always enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Modes, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These pins must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has been enabled.

In the IDLE1 and IDLE2 Modes the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set high. The PDF flag is cleared to 0 if the device experiences a system power-up or executs the clear Watchdog Timer instruction.

Rev. 1.00 47 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

If the system is woken up by a WDT overflow, a Watchdog Timer Time-out reset will be initiated and the TO flag will be set to 1. The TO flag is set high if a WDT time-out occurs, and causes a wake-up that only resets the Program Counter and Stack Pointer, the other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction.

If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required timeout period as well as the enable/disable and reset MCU operation.

WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	0	1	1

Bit 7~3 WE4~WE0: WDT function software control

01010: Enable 10101: Disable

Other values: Reset MCU

When these bits are changed by the environmental noise or software setting to reset the microcontroller, the reset operation will be activated after a delay time, t_{sreset} and the WRF bit in the RSTFC register will be set high.

Rev. 1.00 48 September 14, 2021



Bit 2~0 WS2~WS0: WDT time-out period selection

000: 28/flirc 001: 29/flirc 010: 210/flirc 011: 211/flirc 100: 212/flirc 100: 213/flirc 101: 213/flirc 110: 214/flirc 111: 215/flirc

These three bits determine the division ratio of the watchdog timer source clock, which in turn determines the time-out period.

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDTC register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDTC register software reset and cleared to zero by the application program. Note that this bit can be cleared to zero only by the application program.

Watchdog Timer Operation

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function
10101B	Disable
01010B	Enable
Any other values	Reset MCU

Watchdog Timer Enable/Disable/Reset Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO high. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set high and only the Program Counter and


Rev. 1.00 49 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time out period is when the 2^{15} division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2^{15} division ratio, and a minimum timeout of 8ms for the 2^8 division ration.



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions


There are several ways in which a microcontroller reset can occur, through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.

Rev. 1.00 September 14, 2021






Power-on Reset Timing Chart

Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provide an MCU reset when the value falls below a certain predefined level. If the supply voltage of the device drops to within a range of $0.9V \sim V_{LVR}$ such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between $0.9V \sim V_{LVR}$ must exist for a time greater than that specified by t_{LVR} in the LVR Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. If the LVS7~LVS0 bits are set to 01011010B, the LVR function is enabled with a fixed LVR voltage of 1.7V. If the LVS7~LVS0 bits are set to 10100101B, the LVR function is disabled. If the LVS7~LVS0 bits are changed to other values by environmental noise, the LVR will reset the device after a delay time, t_{SRESET} . When this happens, the LRF bit in the RSTFC register will be set high. After power on the register will have the value of 01011010B.

Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.



Low Voltage Reset Timing Chart

LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	1	0	1	0

Bit 7~0 LVS7~LVS0: LVR voltage select

01011010: 1.7V 10100101: LVR disable

Other values: Generates a MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified by the defined LVR voltage value above, an MCU reset will generated. The reset operation will be activated after the low voltage condition keeps more than a t_{LVR} time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 01011010B and 10100101B values, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, tsreset. However, in this situation the register contents will be reset to the POR value.

Rev. 1.00 51 September 14, 2021

VBGC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	VBGEN	_	_	_
R/W	_	_	_	_	R/W	_	_	_
POR	_	_	_	_	0	_	_	_

Bit 7~4 Unimplemented, read as "0"

Bit 3 VBGEN: Bandgap Buffer Control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when

the VBGEN bit is set to 1.

Bit 2~0 Unimplemented, read as "0"

RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set to 1 when an actual Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred 1: Occurred


This bit is set to 1 by the LVRC control register contains any undefined LVR voltage register values. This in effect acts like a software-reset function. Note that this bit can only be cleared to zero by the application program.

Bit 0 WRF: WDTC register software reset flag

Refer to the Watchdog Timer Control Register section.

Watchdog Time-out Reset during Normal Operation

When the Watchdog Time-out Reset during normal operation in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".




WDT Time-out Reset during Normal Operation Timing Chart

Rev. 1.00 52 September 14, 2021



Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog Time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Mode Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions
0	0	Power-on reset
u	u	LVR reset during FAST or SLOW Mode operation
1	u	WDT time-out reset during FAST or SLOW Mode operation
1	1	WDT time-out reset during IDLE or SLEEP Mode operation

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition after Reset
Program Counter	Reset to zero
Interrupts	All interrupts will be disabled
WDT, Time Bases	Cleared after reset, WDT begins counting
Timer Module	Timer Module will be turned off
Input/Output Ports	I/O ports will be setup as inputs
Stack Pointer	Stack Pointer will point to the top of the stack

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
MP0	XXXX XXXX	uuuu uuuu	uuuu uuuu
IAR1	xxxx xxxx	uuuu uuuu	uuuu uuuu
MP1	XXXX XXXX	uuuu uuuu	uuuu uuuu
BP	0	0	u
ACC	XXXX XXXX	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLH	-xxx xxxx	-uuu uuuu	-uuu uuuu
ТВНР	X X X	u u u	u u u

Rev. 1.00 53 September 14, 2021



		WDT Time-out	WDT Time-out
Register	Power On Reset	(Normal Operation)	(IDLE/SLEEP)
STATUS	00 xxxx	1u uuuu	11 uuuu
SCC	00000	00000	u u u u u
HIRCC	0 1	0 1	u u
LVRC	0101 1010	0101 1010	uuuu uuuu
INTEG	0 0	00	u u
RSTFC	x00	uuu	uuu
INTC0	-000 0000	-000 0000	-uuu uuuu
INTC1	0000 0000	0000 0000	uuuu uuuu
INTC2	00	00	uu
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
РВ	1 1111	1 1111	u uuuu
PBC	1 1111	1 1111	u uuuu
PBPU	0 0000	0 0000	u uuuu
SLEDC	0000 0000	0000 0000	uuuu uuuu
VBGC	0	0	u
WDTC	0101 0011	0101 0011	uuuu uuuu
PSC0R	0 0	0 0	u u
TB0C	0000	0000	u u u u
PSC1R	00	00	u u
TB1C	0000	0000	uuuu
EEA	0 0000	0 0000	u uuuu
EED	0000 0000	0000 0000	uuuu uuuu
PAS0	0000 0000	0000 0000	uuuu uuuu
PAS1	000000	000000	uuuuuu
PBS0	0000 0000	0000 0000	uuuu uuuu
PBS1	0 0	0 0	u u
TKTMR	0000 0000	0000 0000	uuuu uuuu
TKC0	-000 0-00	-000 0-00	-uuu u-uu
TKC1	11	11	u u
TK16DL	0000 0000	0000 0000	uuuu uuuu
TK16DH	0000 0000	0000 0000	uuuu uuuu
TKM0C0	0000 0000	0000 0000	uuuu uuuu
TKM0C1	0-0000	0-0000	u-uuuu
TKM016DL	0000 0000	0000 0000	uuuu uuuu
TKM016DH	0000 0000	0000 0000	uuuu uuuu
TKM0ROL	0000 0000	0000 0000	uuuu uuuu
TKM0ROH	0 0	00	u u
CTMC0	0000 0000	0000 0000	uuuu uuuu
CTMC1	0000 0000	0000 0000	uuuu uuuu
CTMDL	0000 0000	0000 0000	uuuu uuuu
CTMDH	0 0	0 0	u u
CTMAL	0000 0000	0000 0000	uuuu uuuu
СТМАН	0 0	0 0	u u
ISGENC	0 0 0	0 0 0	u u u
ISGDATA0	0 0000	0 0000	u uuuu
ISGDATA1	0 0000	0 0000	u uuuu
	•		



Register	Power On Reset	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
LVPUC	0	0	u
OPSWA	0000 0000	0000 0000	uuuu uuuu
OPSWB	0000 0000	0000 0000	uuuu uuuu
OPSWC	0000	0000	uuuu
OPDC	000	000	u u u
OPDACAL	0010 0000	0010 0000	uuuu uuuu
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 0000	0000 0000	uuuu uuuu
SADOH			uuuu uuuu (ADRFS=0)
SADOR	xxxx xxxx	xxxx xxxx	u u (ADRFS=1)
SADOL			u u (ADRFS=0)
SADOL	x x	x x	uuuu uuuu (ADRFS=1)
ORMC	0000 0000	0000 0000	0000 0000
EEC	0 0000	0 0000	u uuuu

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PB. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0				
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0				
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0				
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0				
PB	_	_	_	PB4	PB3	PB2	PB1	PB0				
PBC	_	_	_	PBC4	PBC3	PBC2	PBC1	PBC0				
PBPU	_	_	_	PBPU4	PBPU3	PBPU2	PBPU1	PBPU0				
LVPUC	_	_	_	_	_	_	_	LVPU				

"—": Unimplemented, read as "0"

I/O Logic Function Register List

Rev. 1.00 55 September 14, 2021

Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the PxPU and LVPUC registers, and are implemented using weak PMOS transistors. The PxPU register is used to determine whether the pull-high function is enabled or not while the LVPUC register is used to select the pull-high resistor value for low voltage power supply applications.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable 1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A and B. However, the actual available bits for each I/O Port may be different.

For PB0 and PB1 which are internally used, there is an always-enabled internal pull-low resistor. If their pull-low and pull-high functions are both enabled, additional power consumption will be required.

LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	LVPU
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

Bit 0 LVPU: Pull-high resistor selection for low voltage power supply

0: All pin pull-high resistors are 60kΩ @ 3V

1: All pin pull-high resistors are $15k\Omega$ @ 3V

The LVPU bit is used to select the pull-high resistor value for low voltage power supply applications. Not that this bit is only available when the corresponding pin pull-high function is enabled. If the pull-high function is disabled, the LVPU bit has no effect on selecting the pull-high resistor value.

Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

Rev. 1.00 56 September 14, 2021



• PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control

0: Disable 1: Enable

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PBC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A and B. However, the actual available bits for each I/O Port may be different.

As the PB0 and PB1 are internally connected to the H-bridge driver, these lines should be configured as outputs after power on by clearing the corresponding PxCn bit, in order to implement correct interconnection.

I/O Port Source Current Control

Each pin in this device can be configured with different output source current which is selected by the corresponding source current selection bits. Users should refer to the Input/Output Characteristics section to obtain the exact value for different applications.

SLEDC Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC7	SLEDC6	SLEDC5	SLEDC4	SLEDC3	SLEDC2	SLEDC1	SLEDC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SLEDC7~SLEDC6: PA7~PA6 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

Bit 5~4 SLEDC5~SLEDC4: PA5~PA4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 **SLEDC3~SLEDC2**: PA3~PA2 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 SLEDC1~SLEDC0: PA1~PA0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However, by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INT, CTCK, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
PAS0	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00		
PAS1	PAS17	PAS16	PAS15	PAS14	_	_	PAS11	PAS10		
PBS0	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00		
PBS1	_	_	_	_	_	_	PBS11	PBS10		

Pin-shared Function Selection Register List

Rev. 1.00 58 September 14, 2021



PAS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS07	PAS06	PAS05	PAS04	PAS03	PAS02	PAS01	PAS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 PAS07~PAS06: PA3 Pin-shared function selection

00: PA3 01: OPDAP

10: PA3 11: PA3

Bit 5~4 PAS05~PAS04: PA2 Pin-shared function selection

00: PA2 01: OPDAN 10: VBAT 11: PA2

Note: Since the VBAT pin can source from PA2 and PA4 pins, it is recommended to select PA4 pin first and avoid to select the VBAT pin-shared function from PA2 and PA4 pin simultaneously.

Bit 3~2 PAS03~PAS02: PA1 Pin-shared function selection

00: PA1 01: OPDAO 10: AN1 11: CTP

Bit 1~0 PAS01~PAS00: PA0 Pin-shared function selection

00: PA0/INT 01: AN0 10: CTP 11: PA0/INT

PAS1 Register

Bit	7	6	5	4	3	2	1	0
Name	PAS17	PAS16	PAS15	PAS14	_	_	PAS11	PAS10
R/W	R/W	R/W	R/W	R/W	_	_	R/W	R/W
POR	0	0	0	0	_	_	0	0

Bit 7~6 PAS17~PAS16: PA7 Pin-shared function selection

00: PA7 01: AN3 10: PA7 11: PA7

Bit 5~4 PAS15~PAS14: PA6 Pin-shared function selection

00: PA6 01: OPDAP 10: AN2 11: CTPB

Bit 3~2 Unimplemented, read as "0"

Bit 1~0 PAS11~PAS10: PA4 Pin-shared function selection

00: PA4 01: VBAT 10: PA4 11: PA4

Note: Since the VBAT pin can source from PA2 and PA4 pins, it is recommended to select PA4 pin first and avoid to select the VBAT pin-shared function from PA2 and PA4 pin simultaneously.

• PBS0 Register

Bit	7	6	5	4	3	2	1	0
Name	PBS07	PBS06	PBS05	PBS04	PBS03	PBS02	PBS01	PBS00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **PBS07~PBS06**: PB3 Pin-shared function selection

00: PB3

01: KEY2

10: PB3

11: PB3

Bit 5~4 **PBS05~PBS04**: PB2 Pin-shared function selection

00: PB2

01: KEY1

10: VREF

11: PB2

Bit 3~2 **PBS03~PBS02**: PB1 Pin-shared function selection

00: PB1

01: CTPB

10: PB1

11: PB1

Bit 1~0 **PBS01~PBS00**: PB0 Pin-shared function selection

00: PB0

01: CTP

10: PB0

11: PB0

• PBS1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	PBS11	PBS10
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **PBS11~PBS10**: PB4 Pin-shared function selection

00: PB4

01: CTP

10: PB4


11: PB4

Rev. 1.00 September 14, 2021



I/O Pin Structures

The accompanying diagram illustrates the internal structures of the I/O logic function. As the exact logical construction of the I/O pin will differ from this diagram, it is supplied as a guide only to assist with the functional understanding of the logic function I/O pins. The wide range of pin-shared structures does not permit all types to be shown.



Note: The R_{PL} resistor is only available for the PB0 and PB1 lines.

Logic Function Input/Output Structure

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up functions. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.

Rev. 1.00 61 September 14, 2021



Timer Modules - TM

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions the device includes Timer Module, abbreviated to the name TM. The TM is multi-purpose timing units and serve to provide operations such as Timer/Counter, Compare Match Output as well as being the functional unit for the generation of PWM signals. The TM has two individual interrupts. The addition of input and output pins for TM ensures that users are provided with timing units with a wide and flexible range of features.

Introduction

The device contain a Compact Type TM, with its individual reference name, CTM. The main features of CTM are summarised in the accompanying table.

Function	СТМ
Timer/Counter	√
Compare Match Output	√
PWM Output	√
PWM Alignment	Edge
PWM Adjustment Period & Duty	Duty or Period

TM Function Summary

TM Operation

The TM offers a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running count-up counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

TM Clock Source

The clock source which drives the main counter in the TM can originate from various sources. The selection of the required clock source is implemented using the CTCK2 \sim CTCK0 bits in the CTM control registers. The clock source can be a ratio of the system clock f_{SYS} or the internal high clock f_{H} , the f_{SUB} clock source or the external CTCK pin. The CTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

TM Interrupts

The Compact type TM has two internal interrupts, the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

TM External Pins

The TM has one input pin with the label CTCK. The CTM input pin CTCK, is essentially a clock source for the TM and is selected using the CTCK2~CTCK0 bits in the CTMC0 register. This external TM input pin allows an external clock source to drive the internal TM. The TM input pin can be chosen to have either a rising or falling active edge.


The TM has two output pins, CTP and CTPB. The CTPB pin outputs the inverted signal of the CTP. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to

Rev. 1.00 62 September 14, 2021




switch to a high or low level or to toggle when a compare match situation occurs. The external CTP and CTPB output pins are also the pins where the TM generates the PWM output waveform.

As the TM input and output pins are pin-shared with other functions, the TM input and output functions must first be setup using the relevant pin-shared function selection bits. The details of the pin-shared function selection are described in the pin-shared function section.



TM External Pins




CTM Function Pin Block Diagram

Programming Considerations

The TM Counter Registers and the Compare CCRA registers, has a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA register is implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA low byte register, named CTMAL, using the following access procedures. Accessing the CCRA low byte register without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA
 - Step 1. Write data to Low Byte CTMAL
 - Note that here data is only written to the 8-bit buffer.
 - Step 2. Write data to High Byte CTMAH
 - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.


Rev. 1.00 63 September 14, 2021



- · Reading Data from the Counter Registers and CCRA
 - Step 1. Read data from the High Byte CTMDH, CTMAH
 - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
 - Step 2. Read data from the Low Byte CTMDL, CTMAL
 - This step reads data from the 8-bit buffer.

Compact Type TM - CTM

The Compact type TM contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact type TM can also be controlled with an external input pin and can drive two outputs.



Note: 1. As the CTM external pins are pin-shared with other functions, the relevant pin-shared control bits should be properly configured before using these pins, except the CTCK pin which is selected only when the CTM counter clock is set to come frm the CTCK pin by configuring the related CTM control register.

2. The CTPB is the inverted signal of the CTP.

10-bit Compact Type TM Block Diagram

Compact Type TM Operation

Its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two outputs. All operating setup conditions are selected using relevant internal registers.

Rev. 1.00 64 September 14, 2021



Compact Type TM Register Description

Overall operation of the Compact type TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

Register	Bit							
Name	7	6	5	4	3	2	1	0
CTMC0	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
CTMC1	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
CTMDL	D7	D6	D5	D4	D3	D2	D1	D0
CTMDH	_	_	_	_	_	_	D9	D8
CTMAL	D7	D6	D5	D4	D3	D2	D1	D0
СТМАН	_	_	_	_	_	_	D9	D8

10-bit Compact Type TM Register List

CTMC0 Register

Bit	7	6	5	4	3	2	1	0
Name	CTPAU	CTCK2	CTCK1	CTCK0	CTON	CTRP2	CTRP1	CTRP0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTPAU: CTM counter pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

Bit 6~4 CTCK2~CTCK0: Select CTM counter clock

000: f_{SYS}/4 001: f_{SYS} 010: f_H/16 011: f_H/64 100: f_{SUB} 101: f_{SUB}

110: CTCK rising edge clock 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source f_{SYS} is the system clock, while f_H and f_{SUB} are other internal clocks, the details of which can be found in the Operating Modes and System Clocks section.

Bit 3 CTON: CTM counter on/off control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit to 0 disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Rev. 1.00 65 September 14, 2021



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM counter bit 9 ~ bit 7

Comparator P Match Period= 000: 1024 CTM clocks

000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks 100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks

111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

• CTMC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTM1	CTM0	CTIO1	CTIO0	CTOC	CTPOL	CTDPX	CTCCLR
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 CTM1~CTM0: CTM operating mode selection

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output state is undefined.

Bit 5~4 CTIO1~CTIO0: CTM output function selection

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM Output inactive state

01: PWM Output active state

10: PWM output

11: Undefined

Timer/Counter Mode

Unused

These two bits are used to determine how the CTM output changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

Rev. 1.00 66 September 14, 2021



In the Compare Match Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output changes state when a compare match occurs from the Comparator A. The CTM output can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the CTM output should be setup using the CTOC bit in the CTMC1 register. Note that the output level requested by the CTIO1 and CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output when a compare match occurs. After the CTM output changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when The CTM is running.

Bit 3 CTOC: CTM CTP output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTP output. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode, it determines the logic level of the CTM output before a compare match occurs. In the PWM Output Mode, it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTM CTP output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the CTP output. When the bit is set high the CTM output will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM period/duty control

0: CCRP - period; CCRA - duty

1: CCRP - duty; CCRA - period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: CTM counter clear condition selection

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

• CTMDL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit $7 \sim$ bit 0 CTM 10-bit Counter bit $7 \sim$ bit 0

• CTMDH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R	R
POR	_		_	_	_		0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM Counter High Byte Register bit $1 \sim$ bit 0

CTM 10-bit Counter bit $9 \sim bit 8$

• CTMAL Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit $7\sim 0$ **D7\simD0**: CTM CCRA Low Byte Register bit $7\sim$ bit 0 CTM 10-bit CCRA bit $7\sim$ bit 0

• CTMAH Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit $1\sim 0$ **D9\simD8**: CTM CCRA High Byte Register bit $1\sim$ bit 0

CTM 10-bit CCRA bit $9 \sim bit 8$

Rev. 1.00 68 September 14, 2021



Compact Type TM Operating Modes

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.


Compare Match Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to "00" respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the CTCCLR bit in the CTMC1 register is high, then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore, when CTCCLR is high no CTMPF interrupt request flag will be generated. If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output will change state. The CTM output condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output. The way in which the CTM output changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no change will take place.

Rev. 1.00 69 September 14, 2021




Compare Match Output Mode - CTCCLR=0

Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

- 2. The CTM output controlled only by the CTMAF flag
- 3. The output reset to initial state by a CTON bit rising edge

Rev. 1.00 September 14, 2021





Compare Match Output Mode - CTCCLR=1

Note: 1. With CTCCLR=1, a Comparator A match will clear the counter

- 2. The CTM output controlled only by the CTMAF flag
- 3. The output reset to initial state by a CTON rising edge
- 4. The CTMPF flags is not generated when CTCCLR=1

Timer/Counter Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to "11" respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output is not used. Therefore, the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

PWM Output Mode

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to "10" respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect on the PWM operation. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit in the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

• 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

CCRP	1~7	0
Period	CCRP×128	1024
Duty	CC	RA

If f_{SYS}=8MHz, CTM clock source is f_{SYS}/4, CCRP=2, CCRA=128,

The CTM PWM output frequency= $(f_{SYS}/4)/(2\times128)=f_{SYS}/1024=8kHz$, duty= $128/(2\times128)=50\%$.

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


• 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

CCRP	1~7	0
Period	CCRA	
Duty	CCRP×128	1024

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.00 72 September 14, 2021






PWM Output Mode - CTDPX=0

Note: 1. Here CTDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues running even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation



Note: 1. Here CTDPX=1 - Counter cleared by CCRA


- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

Rev. 1.00 September 14, 2021



Proximity Sensing Circuit

The device includes a proximity sensing circuit which has an operational amplifier. The operational amplifier circuit can amplify a small signal with a gain ranging from 1 to 391. Users can choose different combinations according to different applications, no matter inverting or non-inverting amplification. And finally, the amplified analog signal will be convert to digital signal.



Proximity Sensing Circuit Block Diagram

Proximity Sensing Circuit Operation

The source voltage is input from OPDAN and/or OPDAP. The operational amplifier chooses different amplifier modes through the switches OPSW0~OPSW19. The OPAMP is consist of a PGA function, the PGA gain can be positive or negative determined by the input voltage connecting to the positive input or negative input of PGA. The OPAMP's gain can be 1~391 configured by OPSW1~OPSW6.

The input signal which is amplified by OPAMP can be directly output on the OPDAO pin, and also can be internally connected to the A/D converter selected by setting the relevant register for reading the amplified input voltage.

Proximity Sensing Circuit Registers

The overall operation of the Proximity Sensing Circuit is controlled using a series of registers. The OPSWA~OPSWC registers are used to control the analog switches. The OPDC register is used to control the operational amplifier, as well as the operational amplifiers' low current/high bandwidth selection. The OPDACAL register is used to control the operational amplifier input offset voltage calibration function.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
OPSWA	OPSW7	OPSW6	OPSW5	OPSW4	OPSW3	OPSW2	OPSW1	OPSW0				
OPSWB	OPSW15	OPSW14	OPSW13	OPSW12	OPSW11	OPSW10	OPSW9	OPSW8				
OPSWC	_	_	_	_	OPSW19	OPSW18	OPSW17	OPSW16				
OPDC	_	_	_	_	_	OPDAEN	OPDO	OPDABW				
OPDACAL	OPDAOFM	OPDARSP	OPDAOF5	OPDAOF4	OPDAOF3	OPDAOF2	OPDAOF1	OPDAOF0				

Proximity Sensing Circuit Register List

OPSWA Register

Bit	7	6	5	4	3	2	1	0
Name	OPSW7	OPSW6	OPSW5	OPSW4	OPSW3	OPSW2	OPSW1	OPSW0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **OPSW7**: OPSW7 switch on/off control

0: Off 1: On

Bit 6 **OPSW6**: OPSW6 switch on/off control

0: Off 1: On

Bit 5 **OPSW5**: OPSW5 switch on/off control

0: Off 1: On

Bit 4 **OPSW4**: OPSW4 switch on/off control

0: Off 1: On

Bit 3 **OPSW3**: OPSW3 switch on/off control

0: Off 1: On

Bit 2 **OPSW2**: OPSW2 switch on/off control

0: Off 1: On

Bit 1 **OPSW1**: OPSW1 switch on/off control

0: Off 1: On

Bit 0 **OPSW0**: OPSW0 switch on/off control

0: Off 1: On



OPSWB Register

Bit	7	6	5	4	3	2	1	0
Name	OPSW15	OPSW14	OPSW13	OPSW12	OPSW11	OPSW10	OPSW9	OPSW8
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 **OPSW15**: OPSW15 switch on/off control

0: Off

1: On

Bit 6 **OPSW14**: OPSW14 switch on/off control

0: Off 1: On

Bit 5 **OPSW13**: OPSW13 switch on/off control

0: Off 1: On

Bit 4 **OPSW12**: OPSW12 switch on/off control

0: Off 1: On

Bit 3 **OPSW11**: OPSW11 switch on/off control

0: Off 1: On

Bit 2 **OPSW10**: OPSW10 switch on/off control

0: Off 1: On

Bit 1 **OPSW9**: OPSW9 switch on/off control

0: Off 1: On

Bit 0 **OPSW8**: OPSW8 switch on/off control

0: Off 1: On

OPSWC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	OPSW19	OPSW18	OPSW17	OPSW16
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3 **OPSW19**: OPSW19 switch on/off control

0: Off 1: On

Bit 2 **OPSW18**: OPSW18 switch on/off control

0: Off 1: On

Bit 1 **OPSW17**: OPSW17 switch on/off control

0: Off 1: On

Bit 0 **OPSW16**: OPSW16 switch on/off control

0: Off 1: On

OPDC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	OPDAEN	OPDO	OPDABW
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 **OPDAEN**: OPD OPAMP enable or disable control

0: Disable – OPDAO high impedance

1: Enable

Bit 1 **OPDO**: OPAMP output under offset calibration

Bit 0 **OPDABW**: OPD OPAMP low current/high bandwidth selection

0: Low current 1: High bandwidth

OPDACAL Register

Bit	7	6	5	4	3	2	1	0
Name	OPDAOFM	OPDARSP	OPDAOF5	OPDAOF4	OPDAOF3	OPDAOF2	OPDAOF1	OPDAOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	1	0	0	0	0	0

Bit 7 **OPDAOFM**: OPD OPAMP normal operation or input offset voltage calibration mode selection

selection

0: Normal operation

Offset calibration mode

Bit 6 **OPDARSP**: OPD OPAMP input offset voltage calibration reference selection

0: Select inverting input as the reference voltage input

1: Select non-inverting input as the reference voltage input

Bit 5~0 **OPDAOF5~OPDAOF0**: OPD OPAMP input offset voltage calibration control

This 6-bit field is used to perform the OPD OPAMP input offset calibration operation and the value for the OPD OPAMP input offset calibration can be restored into this bit field. More detailed information is described in the "Operational Amplifier Input Offset Calibration" section.

Offset Calibration Procedure

To operate in the input offset calibration mode for the Operational Amplifier, the OPDAOFM bit should first be set to "1" followed by the reference input selection by configuring the OPDARSP bit. Note that as the Operational Amplifier inputs are pin-shared with I/O or other functions, before the calibration, they should be configured as the OPD operational amplifier input pin function first by correctly setting the related pin-shared function register.

Operational Amplifier Input Offset Calibration

• Step 1

Set OPDAOFM=1 and OPDARSP=1, the Operational Amplifier is now under offset calibration mode. To make sure V_{OS} as minimal as possible after calibration, the input reference voltage in calibration should be the same as input DC operating voltage in normal mode operation.

Step 2
 Set OPDAOF[5:0]=000000 and then read OPDO bit.

Sten 3

Increase the OPDAOF[5:0] value by 1 and then read the OPDO bit.

If the OPDO bit state has not changed, then repeat Step 3 until the OPDO bit state has changed.

If the OPDO bit state has changed, record the OPDAOF[5:0] value as V_{OSI} and then go to Step 4.

Rev. 1.00 78 September 14, 2021




- Step 4
 Set OPDAOF[5:0]=111111 then read OPDO bit.
- Step 5
 Decrease the OPDAOF[5:0] value by 1 and then read the OPDO bit.

 If the OPDO bit state has not changed, then repeat Step 5 until the OPDO bit state has changed.
 If the OPDO bit state has changed, record the OPDAOF[5:0] value as V_{OS2} and then go to Step 6.
- Step 6
 Restore the Operational Amplifier input offset calibration value V_{OS} into the OPDAOF[5:0] bit field. The offset Calibration procedure is now finished.

 $V_{OS}=(V_{OS1}+V_{OS2})/2$. If $(V_{OS1}+V_{OS2})/2$ is not integral, discard the decimal.

Sink Current Generator

The sink current source generator could provide constant current no matter what $V_{\rm ISINK}$ voltage is from 0.7V to 4.5V. The constant current value is controlled by the ISGDATA0/ISGDATA1 register, and the sink current range is $2\text{mA}\sim160\text{mA}$.



Note: The ISINK0 and ISINK1 pins may be externally bounded together by users, when ISGS0/ISGS1=0, the corresponding ISGDATA0/ISGDATA1 register must be cleared to zero to avoid current leakage problem.

Sink Current Generator Block Diagram

Sink Current Generator Registers

There is a series of registers controling the overall operation of the Sink Current Generator function.

Register	Bit									
Name	7	6	5	4	3	2	1	0		
ISGENC	ISGEN	_	_	_	_	_	ISGS1	ISGS0		
ISGDATA0	_	_	_	ISST0	D3	D2	D1	D0		
ISGDATA1	_	_	_	ISST1	D3	D2	D1	D0		

Sink Current Generator Register List

Rev. 1.00 79 September 14, 2021

• ISGENC Register

Bit	7	6	5	4	3	2	1	0
Name	ISGEN	_	_	_	_	_	ISGS1	ISGS0
R/W	R/W	_	_	_	_	_	R/W	R/W
POR	0	_	_	_	_	_	0	0

Bit 7 ISGEN: Sink current generator enable control

0: Disable 1: Enable

When the ISGEN bit is cleared to zero to disable the sink current generator, the

ISINK0 and ISINK1 pin statuses are $V_{ISINK0/I}$ =floating, $I_{SINK0/I}$ =0.

Bit 6~2 Unimplemented, read as "0"

Bit 1 ISGS1: ISINK1 switch on/off control

0: Off 1: On

Bit 0 ISGS0: ISINK0 switch on/off control

0: Off 1: On

• ISGDATA0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	ISST0	D3	D2	D1	D0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 ISST0: Switch first stage or second stage current control

0: First stage1: Second stage

Bit 3~0 **D3~D0**: Sink current control for the ISINK0 pin

First stage current value (mA) = $2+2\times D[3:0]$, 2mA/stepSecond stage current value (mA) = $32+8+8\times D[3:0]$, 8mA/step

Maximum current (mA) = 40mA + 120mA = 160mA

• ISGDATA1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	ISST1	D3	D2	D1	D0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 ISST1: Switch first stage or second stage current control

0: First stage1: Second stage

Bit 3~0 **D3~D0**: Sink current control for the ISINK1 pin

First stage current value (mA) = $2+2\times D[3:0]$, 2mA/stepSecond stage current value (mA) = $32+8+8\times D[3:0]$, 8mA/step

Maximum current (mA) = 40mA + 120mA = 160mA

Rev. 1.00 80 September 14, 2021



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

The device contains a multi-channel 10-bit analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 10-bit digital value. It also can convert the internal signals, such as the operational amplifier outputs, into a 10-bit digital value. The external or internal analog signal to be converted is determined by the SAINS1~SAINS0 bits together with the SACS2~SACS0 bits. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

External Input Channels	Internal Signals	Channel Select Bits		
4: AN0~AN3	3: AV _{DD} /4, V _{BAT} /4, OPDAO	SAINS1~SAINS0, SACS2~SACS0		

The accompanying block diagram shows the overall internal structure of the A/D converter, together with its associated registers.



A/D Converter Structure

Rev. 1.00 81 September 14, 2021



A/D Converter Register Description

Overall operation of the A/D converter is controlled using several registers. A read only register pair exists to store the A/D converter data 10-bit value. The remaining two registers are control registers which setup the operating and control function of the A/D converter.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D1	D0	_	_	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D9	D8	D7	D6	D5	D4	D3	D2
SADOH (ADRFS=1)	_	_	_	_	_	_	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	PGAGS0	SACS2	SACS1	SACS0
SADC1	SAINS1	SAINS0	PGAGS1	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0

A/D Converter Register List

A/D Converter Data Registers – SADOL, SADOH

As the device contains an internal 10-bit A/D converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 10 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADCO register as shown in the accompanying table. D0~D9 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that A/D Converter data register contents will be unchanged if the A/D converter is disabled.

ADRFS		SADOH							SADOL							
ADRES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0
1	0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Data Registers

A/D Converter Control Registers - SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status, etc. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS2~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS1~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.00 82 September 14, 2021



SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	PGAGS0	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$: Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

> 0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set to one to enable the A/D converter. If the bit is set low, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D converter data format selection

> 0: A/D converter data format \rightarrow SADOH = D[9:2]; SADOL = D[1:0] 1: A/D converter data format \rightarrow SADOH = D[9:8]; SADOL = D[7:0]

This bit controls the format of the 10-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3 PGAGS0: PGA gain selection bit 0

> PGAGS[1:0]= 00: V_{VR}=1.6V

01: V_{VR}=3.0V

10: V_{VR}=4.0V

11: V_{VR} =1.6V

Note: The PGAGS1 bit is in the SADC1 register.

Bit 2~0 SACS2~SACS0: A/D converter external analog channel input selection

> 000: AN0 001: AN1 010: AN2 011: AN3

100~111: Non-existed channel, the input will be floating

SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS1	SAINS0	PGAGS1	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 SAINS1~SAINS0: A/D converter input signal selection

00: External input – External analog channel input ANn

01: Internal input – Proximity Sensing Circuit OPAMP output, OPDAO

10: Internal input – A/D converter external input voltage, V_{BAT}/4

11: Internal input – Internal A/D converter power supply voltage, AV_{DD}/4

Care must be taken if the SAINS1~SAINS0 bits are set to "01"~"11" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS2~SACS0 bits with a value from "100" to "111". Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

Bit 5 PGAGS1: PGA gain selection bit 1

Details are provided in the SADC0 register.

SAVRS1~SAVRS0: A/D converter reference voltage selection Bit 4~3

00:From external VREF pin

01: From internal A/D converter power, AV_{DD}

10: From internal A/D converter OPA output voltage, V_{VR}

11: From external VREF pin

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" or "10" to select the internal A/D converter power or OPA output as the reference voltage source. When the internal A/D converter power or OPA output is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Otherwise, the external input voltage on VREF pin will be connected to the internal A/D converter power.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: f_{SYS} 001: fsys/2 010: f_{SYS}/4 011: fsys/8 100: f_{sys}/16

101: f_{SYS}/32 110: f_{SYS}/64 111: fsys/128

These three bits are used to select the clock source for the A/D converter.

VBGC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	VBGEN	_	_	_
R/W	_	_	_	_	R/W	_	_	_
POR	_	_	_	_	0	_	_	_

Bit 7~4 Unimplemented, read as "0"

Bit 3 VBGEN: VBG Bandgap reference control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when the VBGEN bit is set high.

Bit 2~0 Unimplemented, read as "0"

Rev. 1.00 84 September 14, 2021



A/D Converter Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS}, can be chosen to be either f_{SYS} or a subdivided version of f_{SYS}. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK}, is from 0.5μs to 10μs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less or larger than the minimum or maximum A/D clock period which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken, as the values may be less or larger than the specified A/D Clock Period range.

			-	C	•		C						
		A/D Clock Period (tadock)											
f _{sys}	SACKS[2:0] = 000 (f _{SYS})	SACKS[2:0] = 001 (f _{SYS} /2)	SACKS[2:0] = 010 (f _{SYS} /4)	SACKS[2:0] = 011 (f _{sys} /8)	SACKS[2:0] = 100 (f _{SYS} /16)	SACKS[2:0] = 101 (f _{SYS} /32)	SACKS[2:0] = 110 (f _{SYS} /64)	SACKS[2:0] = 111 (fsys/128)					
1MHz	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*	128µs*					
2MHz	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*	64µs*					
4MHz	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*	32µs*					
8MHz	125ns*	250ns*	500ns	1µs	2µs	4µs	8µs	16µs*					

A/D Clock Period Examples

Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the power supply AV_{DD} , or from the A/D converter OPA output V_{VR} , or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the AV_{DD}. When the SAVRS bit filed is set to "10", the A/D converter reference voltage will come from the OPA output. Otherwise, the A/D converter reference voltage will come from the VREF pin is pin-shared

Rev. 1.00 85 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bit should be properly configured to disable other pin function. However, if the internal A/D converter power AV_{DD} or the OPA output V_{VR} is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin and the internal reference signal.

The analog input values must not be allowed to exceed the value of the selected A/D reference voltage.

SAVRS[1:0]	Reference	Description
00, 11	VREF pin	External A/D converter reference pin VREF
01	AV _{DD}	Internal A/D converter power supply voltage
10	V_{VR}	Internal A/D converter OPA output voltage

A/D Converter Reference Voltage Selection

A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 registers determine whether the input pins are setup as A/D converter analog input channel or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

If the external channel input is selected to be converted, the SAINS1~SAINS0 bits should be set to "00" and the SACS2~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the SACS2~SACS0 bits must be configured with an appropriate value to switch off the external analog channel input. Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

SAINS[1:0]	SACS[2:0]	Input Signals	Description				
00	000~011	AN0~AN3	External pin analog input				
00	100~111	_	Non-existed channel, input is floating				
01	100~111	OPDAO	Proximity Sensing Circuit OPAMP output voltage				
10	100~111	V _{BAT} /4	A/D converter external input V _{BAT} /4				
11	100~111	AV _{DD} /4	A/D converter power supply voltage AV _{DD} /4				

A/D Converter Input Signal Selection

Conversion Rate and Timing Diagram


A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock periods and the data conversion takes 10 A/D clock periods. Therefore, a total of 14 A/D clock periods for an external input A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate = $1/(A/D \text{ clock period} \times 14)$

Rev. 1.00 86 September 14, 2021



The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 14 t_{ADCK} where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
 Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.
- Step 2
 Enable the A/D converter by setting the ADCEN bit in the SADC0 register to 1.
- Step 3
 Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS1~SAINS0 bits.

Select the external channel input to be converted, go to Step 4.

- Select the internal analog signal to be converted, go to Step 5.

 Step 4
 - If the A/D input signal comes from the external channel input selected by configuring the SAINS1~SAINS0 bits, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS2~SACS0 bits. After this step, go to Step 6.
 - Step 5
 Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS1~SAINS0 bits, the corresponding external input must be switched to a non-existed channel input by properly configured the SACS2~SACS0 bits. The desired internal analog signal then can be selected by configuring the SAINS1~SAINS0 bits. After this step, go to Step 6.

Rev. 1.00 87 September 14, 2021



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

- Step 6
 - Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. Care should be taken in this step which can refer to the A/D Converter Reference Voltage section for details.
- Step 7
 Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.
- Step 8
 If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.
- Step 9
 The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.
- Step 10
 If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/O pins, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 10-bit A/D converter, its full-scale converted digitised value is equal to 3FFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 1024.

$$1 LSB = V_{REF} \div 1024$$

The A/D Converter input voltage value can be calculated using the following equation:


A/D input voltage = A/D output digital value
$$\times$$
 (V_{REF}÷1024)

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.

Rev. 1.00 88 September 14, 2021





Ideal A/D Transfer Function

A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Example: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                      ; disable ADC interrupt
     a, 03H
mov SADC1, a
                      ; select input signal from external channel input, reference voltage
                      ; from AV_{DD}, f_{SYS}/8 as A/D clock
    a, 01h
                      ; setup PASO register to configure pin ANO
mov
   PASO, a
mov
mov a, 20h
    SADCO, a
                      ; enable A/D converter and connect ANO channel to A/D converter
mov
start conversion:
clr
    START
                      ; high pulse on start bit to initiate conversion
set START
                      ; reset A/D
clr START
                      ; start A/D
polling EOC:
                      ; poll the SADCO register ADBZ bit to detect end of A/D conversion
sz ADBZ
jmp polling EOC
                      ; continue polling
mov a, SADOL
                      ; read low byte conversion result value
                     ; save result to user defined register
mov SADOL buffer, a
mov a, SADOH
                      ; read high byte conversion result value
    SADOH buffer, a
                     ; save result to user defined register
   start conversion ; start next A/D conversion
```



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

Example: using the interrupt method to detect the end of conversion

```
clr ADE
                      ; disable ADC interrupt
mov a, 03H
mov SADC1, a
                ; select input signal from external channel input, reference voltage
                      ; from AVDD, f_{\text{SYS}}/8 as A/D clock
mov a, 01h
                      ; setup PASO register to configure pin ANO
mov PASO, a
mov a, 20h
mov SADCO, a
                      ; enable A/D converter and connect ANO channel to A/D converter
Start conversion:
                      ; high pulse on START bit to initiate conversion
clr START
                     ; reset A/D
set START
clr START
                     ; start A/D
clr ADF
                     ; clear ADC interrupt request flag
set ADE
                     ; enable ADC interrupt
set EMI
                     ; enable global interrupt
                      ; ADC interrupt service routine
ADC ISR:
mov acc stack, a ; save ACC to user defined memory
mov a, STATUS
mov status stack, a ; save STATUS to user defined memory
                     ; read low byte conversion result value
mov a, SADOL
mov SADOL_buffer, a ; save result to user defined register
mov a, SADOH ; read high byte conversion result value mov SADOH_buffer, a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS, a ; restore STATUS from user defined memory mov a, acc_stack ; restore ACC from user defined memory
reti
```

Rev. 1.00 90 September 14, 2021



Touch Key Function

The device provides multiple touch key functions. The touch key function is fully integrated and requires no external components, allowing touch key functions to be implemented by the simple manipulation of internal registers.

Touch Key Structure

The touch keys are pin-shared with the I/O pins, with the desired function chosen via the corresponding pin-shared selection register bits. Keys are organised into one group, known as Module 0. The module is a fully independent set of two Touch Keys and each key has its own oscillator. The key module contains its own control logic circuits and register set.

Total Key Number	Touch Key	Shared I/O Pin
2	KEY1~KEY2	PB2~PB3

Touch Key Structure

Touch Key Register Definition

The touch key module 0, which contains two touch key functions, is controlled using several registers. The following table shows the register set for the touch key module 0.

Register Name	Description
TKTMR	Touch key time slot 8-bit counter preload register
TKC0	Touch key function Control register 0
TKC1	Touch key function Control register 1
TK16DL	Touch key function 16-bit counter low byte
TK16DH	Touch key function 16-bit counter high byte
TKM016DL	Touch key module 0 16-bit C/F counter low byte
TKM016DH	Touch key module 0 16-bit C/F counter high byte
TKM0ROL	Touch key module 0 reference oscillator capacitor selection low byte
TKM0ROH	Touch key module 0 reference oscillator capacitor selection high byte
TKM0C0	Touch key module 0 Control register 0
TKM0C1	Touch key module 0 Control register 1

Touch Key Function Register Definition

Register		Bit											
Name	7	6	5	4	3	2	1	0					
TKTMR	D7	D6	D5	D4	D3	D2	D1	D0					
TKC0	_	TKRCOV	TKST	TKCFOV	TK16OV	_	TK16S1	TK16S0					
TKC1	_	_	_	_	_	_	TKFS1	TKFS0					
TK16DL	D7	D6	D5	D4	D3	D2	D1	D0					
TK16DH	D15	D14	D13	D12	D11	D10	D9	D8					
TKM016DL	D7	D6	D5	D4	D3	D2	D1	D0					
TKM016DH	D15	D14	D13	D12	D11	D10	D9	D8					
TKM0ROL	D7	D6	D5	D4	D3	D2	D1	D0					
TKM0ROH	_	_	_	_	_	_	D9	D8					
TKM0C0	M0MXS1	M0MXS0	M0DFEN	M0FILEN	M0SOFC	M0SOF2	M0SOF1	M0SOF0					
TKM0C1	M0TSS	_	M0R0EN	M0K0EN	_	_	M0K2EN	M0K1EN					

Touch Key Function Register List

Rev. 1.00 91 September 14, 2021

TKTMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 D7~D0: Touch key time slot 8-bit counter preload register

> The touch key time slot counter preload register is used to determine the touch key time slot overflow time. The time slot unit period is obtained by a 5-bit counter and is equal to 32 time slot clock cycles. Therefore, the time slot counter overflow time is equal to the following equation shown.

> Time slot counter overflow time = $(256\text{-TKTMR}[7:0]) \times 32 \ t_{TSC}$, where t_{TSC} is the time slot counter clock period.

TKC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TKRCOV	TKST	TKCFOV	TK16OV	_	TK16S1	TK16S0
R/W	_	R/W	R/W	R/W	R/W	_	R/W	R/W
POR	_	0	0	0	0	_	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TKRCOV: Touch key time slot counter overflow flag

0: No overflow occurs

1: Overflow occurs

When this bit is set by key module 0 time slot counter overflow, the touch key interrupt request flag TKMF will be set and all module key oscillators and reference oscillators will automatically stop. The touch key module 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically switched off. However, if this bit is set by application program, the touch key interrupt request flag will not be affected. Therefore, this bit cannot be set by application program but must be cleared to 0 by application program.

Bit 5 TKST: Touch key detection start control

0: Stopped or no operation

0→1: Start detection

In the module, the 16-bit C/F counter, touch key function 16-bit counter and 5-bit time slot unit period counter will automatically be cleared when this bit is cleared to zero. However, the 8-bit programmable time slot counter will not be cleared. When this bit is changed from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be switched on together with the key and reference oscillators to drive the corresponding counters.

Bit 4 **TKCFOV**: Touch key module 16-bit C/F counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key module 16-bit C/F counter overflow and must be cleared to 0 by application programs.

Bit 3 TK16OV: Touch key function 16-bit counter overflow flag

0: No overflow occurs

1: Overflow occurs

This bit is set high by the touch key function 16-bit counter overflow and must be cleared to 0 by application programs.

Bit 2 Unimplemented, read as "0"

Bit 1~0 TK16S1~TK16S0: Touch key function 16-bit counter clock source select

> 00: f_{SYS} 01: $f_{SYS}/2$ 10: f_{SYS}/4

11: f_{SYS}/8



• TKC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	TKFS1	TKFS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	1	1

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 TKFS1~TKFS0: Touch Key oscillator and Reference oscillator frequency selection

00: 1MHz 01: 3MHz 10: 7MHz 11: 11MHz

• TK16DH/TK16DL - Touch Key Function 16-bit Counter Register Pair

Register				TK1	6DH				TK16DL							
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key function 16-bit counter value. This 16-bit counter can be used to calibrate the reference or key oscillator frequency. When the touch key time slot counter overflows, this 16-bit counter will be stopped and the counter content will be unchanged. This register pair will be cleared to zero when the TKST bit is cleared to zero.

• TKM016DH/TKM016DL - Touch Key Module 0 16-bit C/F Counter Register Pair

Register		TKM016DH									TKM016DL						
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0	
Name	D15	D14	D13	D12	D11	D10	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	
R/W	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	R	
POR	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	0	

This register pair is used to store the touch key module 0 16-bit C/F counter value. This 16-bit C/F counter will be stopped and the counter content will be kept unchanged when the touch key time slot counter overflows. This register pair will be cleared to zero when the TKST bit is cleared to zero.

• TKM0ROH/TKM0ROL – Touch Key Module 0 Reference Oscillator Capacitor Selection Register Pair

Register		TKM0ROH								TKM0ROL						
Bit	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0
R/W	_	_	_	_	_	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	_	_	_	0	0	0	0	0	0	0	0	0	0

This register pair is used to store the touch key module reference oscillator capacitor value.

The reference oscillator internal capacitor value = (TKM0RO[9:0]×30pF)/1024



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

• TKM0C0 Register

Bit	7	6	5	4	3	2	1	0
Name	M0MXS1	M0MXS0	M0DFEN	M0FILEN	M0SOFC	M0SOF2	M0SOF1	M0SOF0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 M0MXS1~M0MXS0: Multiplexer Key Selection

00: KEY1 01: KEY2 10: Reserved 11: Reserved

Bit 5 MODFEN: Touch key module 0 multi-frequency control

0: Disable 1: Enable

This bit is used to control the touch key oscillator frequency doubling function. When this bit is set to 1, the key oscillator frequency will be doubled.

Bit 4 M0FILEN: Touch key module 0 filter function control

0: Disable 1: Enable

Bit 3 **M0SOFC**: Touch key module 0 C/F oscillator frequency hopping function control selection

0: Controlled by M0SOF2~M0SOF0

1: Controlled by hardware circuit

This bit is used to select the touch key oscillator frequency hopping function control method. When this bit is set to 1, the key oscillator frequency hopping function is controlled by the hardware circuit regardless of the M0SOF2~M0SOF0 bits value.

Bit 2~0 **M0SOF2~M0SOF0**: Touch key module 0 Reference and Key oscillators hopping frequency selection (when M0SOFC=0)

000: 1.020MHz 001: 1.040MHz 010: 1.059MHz 011: 1.074MHz 100: 1.085MHz 101: 1.099MHz 110: 1.111MHz 111: 1.125MHz

These bits are used to select the touch key oscillator frequency for the hopping function. Note that these bits are only available when the M0SOFC bit is cleared to 0.

The frequency mentioned here will be changed when the external or internal capacitor has different values. If the touch key operates at 1MHz frequency, users can adjust the frequency in scale when any other frequency is selected.

Rev. 1.00 94 September 14, 2021



• TKM0C1 Register

Bit	7	6	5	4	3	2	1	0
Name	M0TSS	_	M0R0EN	M0K0EN	_	_	M0K2EN	M0K1EN
R/W	R/W	_	R/W	R/W	_	_	R/W	R/W
POR	0	_	0	0	_	_	0	0

Bit 7 M0TSS: Touch key module 0 time slot counter clock source selection

0: Touch key module 0 reference oscillator

1: f_{SYS}/4

Bit 6 Unimplemented, read as "0"

Bit 5 MOROEN: Touch key module 0 Reference oscillator enable control

0: Disable 1: Enable

Bit 4 M0KOEN: Touch key module 0 Key oscillator enable control

0: Disable 1: Enable

Bit 3~2 Unimplemented, read as "0"

Bit 1 M0K2EN: Touch key module 0 KEY2 enable control


0: Disable 1: Enable

Bit 0 M0K1EN: Touch key module 0 KEY1 enable control

0: Disable 1: Enable

Touch Key Operation

When a finger touches or is in proximity to a touch pad, the capacitance of the pad will increase. By using this capacitance variation to change slightly the frequency of the internal sense oscillator, touch actions can be sensed by measuring these frequency changes. Using an internal programmable divider, the reference clock is used to generate a fixed time period. By counting a number of generated clock cycles from the sense oscillator during this fixed time period touch key actions can be determined.



Touch Key Timing Diagram



BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

The touch key module 0 contains two touch key inputs, KEY1~KEY2, which are shared with logical I/O pins, and the desired function is selected using the relevant pin-shared control register bits. Each touch key has its own independent sense oscillator. Therefore, there are two sense oscillators within the touch key module 0.

During this reference clock fixed interval, the number of clock cycles generated by the sense oscillator is measured, and it is this value that is used to determine if a touch action has been made or not. At the end of the fixed reference clock time interval a Touch Key interrupt signal will be generated.

The touch key module 0 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter will be automatically cleared when the TKST bit is cleared to zero, but the 8-bit programmable time slot counter will not be cleared. The overflow time is set by user. When the TKST bit changes from low to high, the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched on.

The key oscillator and reference oscillator in module 0 will be automatically stopped and the 16-bit C/F counter, touch key function 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot timer counter will be automatically switched off when the time slot counter overflows. The clock source for the time slot counter is sourced from the reference oscillator or $f_{SYS}/4$ which is selected using the MTSS bit in the TKMC1 register. The reference oscillator and key oscillator will be enabled by setting the MROEN bit and MKOEN bits in the TKMC1 register.

When the time slot counter in the touch key module 0 overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled.

Touch Key Interrupt

The touch key only has a single interrupt, when the time slot counter in the touch key module overflows, an actual touch key interrupt will take place. The touch keys mentioned here are the keys which are enabled. The 16-bit C/F counter, 16-bit counter, 5-bit time slot unit period counter and 8-bit time slot counter will be automatically cleared. More details regarding the touch key interrupt is located in the interrupt section of the datasheet.

Programming Considerations

After the relevant registers are set, the touch key detection process is initiated by changing the TKST bit from low to high. This will enable and synchronise all relevant oscillators. The TKRCOV flag which is the time slot counter flag will go high when the counter overflows. When this happens an interrupt signal will be generated. As the TKRCOV flag will not be automatically cleared, it has to be cleared by the application program.

The TKCFOV flag which is the 16-bit C/F counter overflow flag will go high when the Touch Key Module 16-bit C/F counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program. The TK16OV flag which is the 16-bit counter overflow flag will go high when the 16-bit counter overflows. As this flag will not be automatically cleared, it has to be cleared by the application program.

When the external touch key size and layout are defined, their related capacitances will then determine the sensor oscillator frequency.

Rev. 1.00 96 September 14, 2021



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupt is generated by the action of the external INT pin, while the internal interrupts are generated by various internal functions including the TM, Time Bases, EEPROM, Touch Key and the A/D converter.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory. The registers fall into two categories. The first is the INTC0~INTC2 registers which setup the primary interrupts, the second is the INTEG register which sets the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
INT Pin	INTE	INTF	_
Touch Key	TKME	TKMF	_
A/D Converter	ADE	ADF	_
СТМ	CTMPE	CTMPF	_
CTM	CTMAE	CTMAF	_
EEPROM	DEE	DEF	_
Time Bases	TBnE	TBnF	n=0~1

Interrupt Register Bit Naming Conventions

Register	Bit										
Name	7	6	5	4	3	2	1	0			
INTEG	_	_	_	_	_	_	INTS1	INTS0			
INTC0	_	ADF	TKMF	INTF	ADE	TKME	INTE	EMI			
INTC1	CTMPF	TB1F	TB0F	DEF	CTMPE	TB1E	TB0E	DEE			
INTC2	_	_	_	CTMAF	_	_	_	CTMAE			

Interrupt Register List

INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	INTS1	INTS0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INTS1~INTS0: interrupt edge control for INT pin

00: Disable

01: Rising edge 10: Falling edge

11: Rising and falling edges

Rev. 1.00 97 September 14, 2021

• INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	ADF	TKMF	INTF	ADE	TKME	INTE	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 5 **TKMF**: Touch Key interrupt request flag

0: No request1: Interrupt request

Bit 4 INTF: INT interrupt request flag

0: No request1: Interrupt request

Bit 3 **ADE**: A/D Converter interrupt control

0: Disable1: Enable

Bit 2 **TKME**: Touch Key interrupt control

0: Disable 1: Enable

Bit 1 INTE: INT interrupt control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

• INTC1 Register

Bit	7	6	5	4	3	2	1	0
Name	CTMPF	TB1F	TB0F	DEF	CTMPE	TB1E	TB0E	DEE
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 CTMPF: CTM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 6 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 5 **TB0F**: Time Base 0 interrupt request flag

0: No request1: Interrupt request

Bit 4 DEF: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 3 CTMPE: CTM Comparator P match interrupt control

0: Disable 1: Enable

Bit 2 TB1E: Time Base 1 interrupt control

0: Disable 1: Enable



Bit 1 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable

Bit 0 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

• INTC2 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	CTMAF	_	_	_	CTMAE
R/W	_	_	_	R/W	_	_	_	R/W
POR	_	_	_	0	_	_	_	0

Bit 7~5 Unimplemented, read as "0"

Bit 4 CTMAF: CTM Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 3~1 Unimplemented, read as "0"

Bit 0 CTMAE: CTM Comparator A match interrupt control

0: Disable 1: Enable

Interrupt Operation

When the conditions for an interrupt event occur, such as a TM Comparator P, Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high, then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. All interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device are in SLEEP or IDLE Mode.



External Interrupt

The external interrupt is controlled by signal transitions on the INT pin. An external interrupt request will take place when the external interrupt request flag, INTF, is set, which will occur when a transition, whose type is chosen by the edge selection bits, appears on the external interrupt pin. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTE, must first be set. Additionally, the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that the pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

Rev. 1.00 September 14, 2021



Touch Key Interrupt

A Touch Key Interrupt request will take place when the Touch Key Interrupt request flag, TKMF, is set, which occurs when the touch key module 0 time slot counter overflows. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI, and the Touch Key interrupt enable bit, TKME, must be first set. When the interrupt is enabled, the stack is not full and the Touch Key module 0 time slot counter overflow occurs, a subroutine call to the relevant interrupt vector, will take place. When the interrupt is serviced, the Touch Key interrupt request flag will be automatically reset and the EMI bit will also be automatically cleared to disable other interrupts.

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

TM Interrupts

The Compact Type TM has two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. The Compact Type TM has two interrupt request flags, CTMAF and CTMPF, and two enable control bits, CTMAE and CTMPE. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI, and the respective TM Interrupt enable bit, CTMAE or CTMPE, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the corresponding TM Interrupt vector location, will take place. When the TM interrupt is serviced, the TM interrupt request flag, CTMAF or CTMPF, will be automatically cleared and the EMI bit will be also automatically cleared to disable other interrupts.

EEPROM Interrupt

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interrupt is serviced, the DEF flag will be automatically cleared and the EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupts


The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When these happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will

Rev. 1.00 101 September 14, 2021

BS45F3335 Proximity Sensing 2-Key Touch Flash MCU

take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupts is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC0} or f_{PSC1} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C or TB1C register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL0[1:0] and CLKSEL1[1:0] bits in the PSC0R and PSC1R register respectively.



Time Base Interrupts

PSCnR Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	CLKSELn1	CLKSELn0
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSELn1~CLKSELn0: Prescaler n clock source selection

00: f_{SYS} 01: f_{SYS}/4 1x: f_{SUB}

• TBnC Register (n=0~1)

Bit	7	6	5	4	3	2	1	0
Name	TBnON	_	_	_	_	TBn2	TBn1	TBn0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TBnON**: Time Base n Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 TBn2~TBn0: Time Base n Time-out Period Selection

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$

Rev. 1.00 102 September 14, 2021



Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled, then the corresponding interrupt request flag should be set high before the device enter the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.


To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.00 103 September 14, 2021



H-Bridge Driver

The device includes a 1-channel H-bridge driver which can drive DC brush motors or solenoids. Due to the 4 internal very low on-resistance power MOSFETs which have parallel spark killer diodes, the H-bridge driver motor driver has a high efficiency motor driving capability, reduced external components and outstanding thermal performance. Separate controller and motor power supplies allow for simplified system power domain design. The isolated motor current sensing pin, PGND, is designed to detect the motor current by connecting a resistor from this pin to ground. The H-bridge driver also includes a full range of protection functions including over current and over temperature to prevent the possibility of burn-out occurring even if the motor stalls or if the output pins are shorted to each other.



H-Bridge Driver Block Diagram

H-Bridge Control


According to the IN1 and IN2 line states the H-bridge driver will generate four H-bridge output states: Standby, Forward, Reverse and Brake. The input/output operation truth table in Active Period is shown in the following table. Note that the IN1 and IN2 lines are internally connected to the MCU's PB0/CTP and PB1/CTPB lines respectively. The PB0/CTP and PB0/CTP lines, if selected, should be configured as outputs by setting the relevant pin-shared control bits and I/O port control bits, in order to properly control the H-bridge driver function. The PB0 and PB1 each has integrated an always-enabled internal pull-low resistor.

Rev. 1.00 104 September 14, 2021



IN1	IN2	OUT1	OUT2	Operation	H-Bridge Status				
INT	INZ	0011	0012	Mode	M1	M2	М3	M4	
0	0	Z	Z	Standby	OFF	OFF	OFF	OFF	
0	1	L	Н	Reverse	OFF	ON	ON	OFF	
1	0	Н	L	Forward	ON	OFF	OFF	ON	
1	1	L	L	Brake	OFF	ON	OFF	ON	

Operation Truth Table in Active Period



H-Bridge Operation Modes

Active Period and Sleep Period

When the Standby mode continuously exceeds over 10ms, the H-bridge driver will enter the Sleep Period. At this time, the Standby mode still works in the Sleep Period as shown in the following table. Changing the operation mode to Forward or Reverse will go back to the Active Period.

In the Sleep Period, all functional blocks are turned off to reduce the current consumption to an ultra-low value of less than $0.1\mu A$ (max). The driver remains in the Sleep Period as shown in the "H-Bridge Driver Operation Mode Control Timing Diagram" located in the "H-Bridge Driver Electrical Characteristics" section. Since all functional blocks are turned off, the Standby mode outputs are not protected. When an IN1 or IN2 line is set to "High", the H-bridge driver will exit from the Sleep Period.

IN1	IN2	OUT1	OUT2	Operation		H-Bridge Status			
INT	INZ	0011	0012	Mode	M1	M2	М3	M4	
0	0	Z	Z	Standby	OFF	OFF	OFF	OFF	

Operation Truth Table in Sleep Period

HBV_{DD} Under Voltage Lock-out

In order to avoid an H-bridge metastable output condition when powered-on or with a low battery voltage, an under voltage lockout function is integrated within the H-bridge driver. During the power-on period, the H-bridge outputs will remain in high impedance states and the control inputs are ignored when HBV $_{DD}$ is lower than V_{UVLO+} . The H-bridge outputs are only controlled by inputs when HBV $_{DD}$ is higher than V_{UVLO+} . The H-bridge driver will be locked again when HBV $_{DD}$ falls to a voltage level lower than V_{UVLO-} .

Rev. 1.00 105 September 14, 2021



Over Current Protection - OCP


The H-bridge driver includes a fully integrated over current protection function within each of the internal power MOSFETs. When the motor current exceeds the over current protection threshold, I_{OCP} , exceeding a de-glitch time, t_{DEG} , all power MOSFETs will be turned off immediately. After the retry time times out, the H-bridge driver will release the protection activation and allow normal operation to resume.

Output Short-Circuit Protection - OSP

The H-bridge driver provides full output protection for conditions such as an output pin short to ground, to the motor supply or to each other. The driver detects the current through each power MOSFETs and compares it with the output short circuit protection threshold, I_{OSP} , without a deglitch time. The current threshold I_{OSP} is internally set to 1.5 times the I_{OCP} . When an OSP condition occurs, the driver will turn off all power MOSFETs and keep checking the output status every retry time, t_{RETRY} , until the fault is removed.

Over Temperature Protection - OTP

If the die temperature exceeds the internal limit threshold, T_{SHD} , the H-bridge driver will turn off all power MOSFETs until the temperature decreases to a specific level less than the recovery temperature, T_{REC} .



The retry mechanism entry and release conditions are shown as follows.

Protection	Retry Entry Condition	Function	Retry Release		
Туре	Retry Entry Condition	Forward/Reverse	Brake	Standby	Condition
OCP	I _{OCP} >2.1A	0	0	_	I _{OCP} <2.1A
OSP	OUTx-to-ground, OUTx-to-power or OUT1-to-OUT2 path	0	0	_	Short circuit fault is removed

Retry Mechanism Conditions

Rev. 1.00 September 14, 2021




Protection	Protection Entry Condition	Function	Protection Release			
Type	Protection Entry Condition	Forward/Reverse	Brake	Standby	Condition	
UVLO	V _{IN} <1.5V	0	0	_	V _{IN} >1.8V	
OCP	I _{OCP} >2.1A	0	0	_	I _{OCP} <2.1A	
OSP	OUTx-to-ground, OUTx-to-power or OUT1-to-OUT2 path	0	0	_	Short circuit fault is removed	
OTP	T _J >150°C	0	0	0	TJ<120°C	

Protection Function Conditions

Motor Current Sensing

The H-bridge driver can be used to implement a motor current sensing function by connecting an external resistor from PGND to GND. The PGND voltage is recommended to be kept lower than 0.5V to avoid turning on the protection diodes on the input pin such as the MCU ADC input. The current sensing resistor, R_s , is also recommended to be less than $0.5V/I_{M(max)}$, where $I_{M(max)}$ stands for the maximum motor current (motor stall current typical).



Motor Current Sensing Application Circuit

- Note: 1. The capacitance value of C1=10µF is recommended. The capacitance of C2 is determined by application a typical value of C2=10µF.
 - 2. C3 is optional a typical value ranges from $0.01\mu F$ to $0.1\mu F$.
 - 3. R_s is the motor current sensing resistor. Typically, the maximum sensing voltage is recommended to be less than 0.5 V.
 - 4. The motor stall current should be less than the over current protection threshold, I_{OCP} .
 - 5. ZD1 is optional a typical value of 8.2V (DIODES 1N4738A).

Power Dissipation

The main power dissipation in the H-bridge driver is determined by the on-resistance of internal power MOSFETs. The average power dissipation can be estimated using the following equation:

$$P_{AVG} = R_{ON} \times (I_{OUT(RMS)})^2$$

Where P_{AVG} is the average power dissipation of the driver, R_{ON} is the total on-resistance of HS and LS MOSFETs and $I_{OUT(RMS)}$ is the RMS or DC output current through the load. Note that the R_{ON} value will vary with the die temperature. The higher the die temperature is, the higher will be the R_{ON} value. When the ambient temperature increases or as the driver heats up, the power dissipation of the H-bridge driver will also increase.

Rev. 1.00 107 September 14, 2021

Component/Motor Selection Guide

Motor Consideration

The appropriate motor voltage depends upon the desired RPM and power supply source. Higher motor voltages also increase the motor current rate. Note that the motor stall current must be less than the internal limit output current, I_{OCP} , to avoid failures when the motor starts up.

Controller Supply Capacitor

It is suggested to use at least a $10\mu F$ value capacitor for C1 connected between HBVDD and ground. This provides the necessary power stability for the driver excluding the H-Bridge.

Motor Supply Capacitor

It is suggested to use at least a $10\mu F$ capacitance value for C2 connected between VM and ground. There are two main functions for this capacitor. Firstly, it absorbs the energy released by the motor to reduce any overshoot voltage damage. Secondly, it provides a transient power source to the motor to compensate for the battery response time or for long connecting wire effects when the motor starts up or for fast control switching between forward and reverse modes.

Motor Bypass Capacitor

The motor bypass capacitor, C3 connected between OUT1 and OUT2, provides a fast flywheel path to release the inductive energy of the motor. In most applications, the capacitance value is set to a value of $0.01\mu F$ to $0.1\mu F$. Usually this capacitor is internally contained within the motor and not required externally. In some applications, especially in low speed motors, the large internal motor resistor connected with the bypass capacitor in parallel may result in an instantaneous large current when the motor starts up. It may however trigger a faulty OCP/OSP reaction which will fail to start up the motor. There are two ways to solve this phenomenon: decrease the bypass capacitor value or add a 47Ω to 100Ω resistor in series with the bypass capacitor.

Motor Current Sensing Resistor

The power dissipation of the selected motor current sensing resistor should be considered carefully. As described before, the PGND maximum voltage should be lower than 0.5V. For a selected maximum motor current $I_{M(max)}$, the maximum power dissipation of current sensing resistor can be calculated by $0.5V \times I_{M(max)}$. For instance, if the $I_{M(max)}=1A$, the rated power of the selected current sensing resistor should be greater than 0.5W.

Motor Voltage Zener Diode

The Zener Diode, ZD1, is optional and located at the input of the VM pin to prevent the motor's back EMF voltage from flowing into the VM pin. This back EMF voltage may exceed the driver's rated voltage and cause damage. The ZD1 is set to a value of 8.2V.

Thermal Consideration

The maximum power dissipation depends upon the thermal resistance of the MCU package, PCB layout, rate of surrounding airflow and difference between the junction and ambient temperature. The maximum power dissipation can be calculated by the following formula:

$$P_{\text{D(MAX)}} = \left(T_{\text{J(MAX)}} - Ta\right) / \theta_{\text{JA}}\left(W\right)$$

where $T_{J(MAX)}$ is the maximum junction temperature, Ta is the ambient temperature and θ_{JA} is the junction-to-ambient thermal resistance of the MCU package.


Rev. 1.00 108 September 14, 2021



For maximum operating rating conditions, the maximum junction temperature is 150°C. However, it's recommended that the maximum junction temperature does not exceed 125°C during normal operation to maintain high reliability.

For a fixed $T_{J(MAX)}$ of 150°C, the maximum power dissipation depends upon the operating ambient temperature and the package's thermal resistance, θ_{JA} (reference: 250°C/W for general package types).

Application Circuits





Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 110 September 14, 2021



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.00 111 September 14, 2021



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

x: Bits immediate data m: Data Memory address

A: Accumulator i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected		
Arithmetic					
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV		
ADDM A,[m]	Add ACC to Data Memory	1 ^{Note}	Z, C, AC, OV		
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV		
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV		
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV		
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV		
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV		
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV		
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV		
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 ^{Note}	Z, C, AC, OV		
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С		
Logic Operation					
AND A,[m]	Logical AND Data Memory to ACC	1	Z		
OR A,[m]	Logical OR Data Memory to ACC	1	Z		
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z		
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z		
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z		
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z		
AND A,x	Logical AND immediate Data to ACC	1	Z		
OR A,x	Logical OR immediate Data to ACC	1	Z		
XOR A,x	Logical XOR immediate Data to ACC	1	Z		
CPL [m]	Complement Data Memory	1 ^{Note}	Z		
CPLA [m]	Complement Data Memory with result in ACC	1	Z		
Increment & Decrement					
INCA [m]	Increment Data Memory with result in ACC	1	Z		
INC [m]	Increment Data Memory	1 Note	Z		
DECA [m]	Decrement Data Memory with result in ACC	1	Z		
DEC [m]	Decrement Data Memory	1 Note	Z		
Rotate					
RRA [m]	Rotate Data Memory right with result in ACC	1	None		
RR [m]	Rotate Data Memory right	1 Note	None		
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С		
RRC [m]	Rotate Data Memory right through Carry	1 Note	С		
RLA [m]	Rotate Data Memory left with result in ACC	1	None		
RL [m]	Rotate Data Memory left	1 Note	None		
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С		
RLC [m]	Rotate Data Memory left through Carry	1 Note	С		

Rev. 1.00 112 September 14, 2021



Mnemonic	Description	Cycles	Flag Affected		
Data Move					
MOV A,[m]	Move Data Memory to ACC	1	None		
MOV [m],A	Move ACC to Data Memory	1 ^{Note}	None		
MOV A,x	Move immediate data to ACC	1	None		
Bit Operation					
CLR [m].i	Clear bit of Data Memory	1 ^{Note}	None		
SET [m].i	Set bit of Data Memory	1 ^{Note}	None		
Branch Operatio	n				
JMP addr	Jump unconditionally	2	None		
SZ [m]	Skip if Data Memory is zero	1 ^{Note}	None		
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 ^{Note}	None		
SZ [m].i	Skip if bit i of Data Memory is zero	1 ^{Note}	None		
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 ^{Note}	None		
SIZ [m]	Skip if increment Data Memory is zero	1 ^{Note}	None		
SDZ [m]	Skip if decrement Data Memory is zero	1 ^{Note}	None		
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 ^{Note}	None		
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 ^{Note}	None		
CALL addr	Subroutine call	2	None		
RET	Return from subroutine	2	None		
RET A,x	Return from subroutine and load immediate data to ACC	2	None		
RETI	Return from interrupt	2	None		
Table Read Oper	ation				
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 ^{Note}	None		
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 ^{Note}	None		
Miscellaneous					
NOP	No operation	1	None		
CLR [m]	Clear Data Memory	1 ^{Note}	None		
SET [m]	Set Data Memory	1 ^{Note}	None		
CLR WDT	Clear Watchdog Timer	1	TO, PDF		
SWAP [m]	Swap nibbles of Data Memory	1 ^{Note}	None		
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None		
HALT	Enter power down mode	1	TO, PDF		

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

^{2.} Any instruction which changes the contents of the PCL will also require 2 cycles for execution.



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack \leftarrow Program Counter + 1

Program Counter ← addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or}$ $[m] \leftarrow ACC + 60H \text{ or}$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C



DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

 $PDF \leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation $ACC \leftarrow [m]$ Affected flag(s) None

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None



NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

> $[m].0 \leftarrow C$ $C \leftarrow [m].7$

C Affected flag(s)

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

> $ACC.0 \leftarrow C$ $C \leftarrow [m].7$

Affected flag(s) C

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

Rotate Data Memory right through Carry RRC [m]

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

[m].7 ← C

 $C \leftarrow [m].0$

Affected flag(s) C

Rev. 1.00 118 September 14, 2021



RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{FFH} \\ \text{Affected flag(s)} & & \text{None} \end{array}$

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i \leftarrow 1 Affected flag(s) None



SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if $[m].i \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$

Affected flag(s) OV, Z, AC, C

SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

Rev. 1.00 September 14, 2021



SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description The contents of the specified Data Memory are read out and then written to the specified Data

Memory again. If the contents of the specified Data Memory is 0, the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the

following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

TABRD [m] Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer (TBHP and TBLP or only

TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to

TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

Rev. 1.00 121 September 14, 2021



XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z

Rev. 1.00 122 September 14, 2021



Package Information


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



24-pin SSOP (150mil) Outline Dimensions







Sumb al	Dimensions in inch			
Symbol	Min.	Nom.	Max.	
A	_	0.236 BSC	_	
В	_	0.154 BSC	_	
С	0.008	_	0.012	
C'	_	0.341 BSC	_	
D	_	_	0.069	
E	_	0.025 BSC	_	
F	0.004	_	0.010	
G	0.016	_	0.050	
Н	0.004	_	0.010	
α	0°	_	8°	

C. mah a l	Dimensions in mm			
Symbol	Min.	Nom.	Max.	
A	_	6.00 BSC	_	
В	_	3.90 BSC	_	
С	0.20	_	0.30	
C,	_	8.66 BSC	_	
D	_	_	1.75	
E	_	0.635 BSC	_	
F	0.10	_	0.25	
G	0.41	_	1.27	
Н	0.10	_	0.25	
α	0°	_	8°	

Rev. 1.00 September 14, 2021



Copyright[©] 2021 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.