

# 12V High Current Flash MCU

# HT66F2740

Revision: V1.20 Date: November 20, 2019

www.holtek.com



# **Table of Contents**

| Features                                                   | 7  |
|------------------------------------------------------------|----|
| CPU Features                                               |    |
| Peripheral Features                                        | 7  |
| General Description                                        | 8  |
| Block Diagram                                              | 8  |
| Pin Assignment                                             | 9  |
| Pin Description                                            | 10 |
| Absolute Maximum Ratings                                   | 14 |
| D.C. Characteristics                                       |    |
| Operating Voltage Characteristics                          |    |
| Standby Current Characteristics                            | 14 |
| Operating Current Characteristics                          | 15 |
| A.C. Characteristics                                       | 15 |
| High Speed Internal Oscillator – HIRC – Frequency Accuracy |    |
| Low Speed Internal Oscillator Characteristics – LIRC       |    |
| Operating Frequency Characteristic Curves                  |    |
| System Start Up Time Characteristics                       |    |
| Input/Output Characteristics                               | 17 |
| Memory Characteristics                                     | 17 |
| LVR/LVD Electrical Characteristics                         | 18 |
| Internal Reference Voltage Characteristics                 | 18 |
| Over Voltage Protection Electrical Characteristics         | 19 |
| High Voltage I/O Electrical Characteristics                | 19 |
| Voltage Detector Electrical Characteristics                |    |
| High Voltage I/O Other Electrical Characteristics          | 20 |
| Low Dropout Regulator Electrical Characteristics           | 20 |
| LDO Other Electrical Characteristics                       | 21 |
| A/D Converter Electrical Characteristics                   | 22 |
| Power-on Reset Characteristics                             | 22 |
| System Architecture                                        | 22 |
| Clocking and Pipelining                                    | 23 |
| Program Counter                                            | 23 |
| Stack                                                      |    |
| Arithmetic and Logic Unit – ALU                            | 24 |
| Flash Program Memory                                       | 25 |
| Structure                                                  |    |
| Special Vectors                                            |    |
| Look-up Table                                              | 26 |



| Table Program Example                            | 26 |
|--------------------------------------------------|----|
| In Circuit Programming – ICP                     | 27 |
| On-Chip Debug Support – OCDS                     | 28 |
| Data Memory                                      | 29 |
| Structure                                        | 29 |
| Data Memory Addressing                           | 30 |
| General Purpose Data Memory                      | 30 |
| Special Purpose Data Memory                      | 30 |
| Special Function Register Description            | 32 |
| Indirect Addressing Registers – IAR0, IAR1, IAR2 |    |
| Memory Pointers – MP0, MP1L, MP1H, MP2L, MP2H    | 32 |
| Accumulator – ACC                                | 33 |
| Program Counter Low Register – PCL               | 34 |
| Look-up Table Registers – TBLP, TBHP, TBLH       | 34 |
| Status Register – STATUS                         | 34 |
| EEPROM Data Memory                               | 36 |
| EEPROM Data Memory Structure                     |    |
| EEPROM Registers                                 | 36 |
| Reading Data from the EEPROM                     | 37 |
| Writing Data to the EEPROM                       | 38 |
| Write Protection                                 | 38 |
| EEPROM Interrupt                                 | 38 |
| Programming Considerations                       | 38 |
| Oscillators                                      | 40 |
| Oscillator Overview                              | 40 |
| System Clock Configurations                      | 40 |
| Internal High Speed RC Oscillator – HIRC         | 41 |
| Internal 32kHz Oscillator – LIRC                 | 41 |
| Operating Modes and System Clocks                | 41 |
| System Clocks                                    |    |
| System Operation Modes                           | 42 |
| Control Registers                                | 43 |
| Operating Mode Switching                         | 45 |
| Standby Current Considerations                   | 48 |
| Wake-up                                          | 48 |
| Watchdog Timer                                   | 49 |
| Watchdog Timer Clock Source                      | 49 |
| Watchdog Timer Control Register                  | 49 |
| Watchdog Timer Operation                         | 50 |
| Reset and Initialisation                         | 51 |
| Reset Functions                                  |    |
| Reset Initial Conditions                         | 53 |



| Input/Output Ports                       | 57  |
|------------------------------------------|-----|
| Pull-high Resistors                      | 57  |
| Port A Wake-up                           | 58  |
| I/O Port Control Registers               | 58  |
| I/O Port Source Current Control          | 58  |
| Pin-shared Functions                     | 59  |
| I/O Pin Structures                       | 65  |
| Programming Considerations               | 65  |
| Timer Modules – TM                       | 66  |
| Introduction                             | 66  |
| TM Operation                             | 66  |
| TM Clock Source                          | 66  |
| TM Interrupts                            | 67  |
| TM External Pins                         | 67  |
| Programming Considerations               | 68  |
| Compact Type TM – CTM                    | 69  |
| Compact Type TM Operation                | 69  |
| Compact Type TM Register Description     | 70  |
| Compact Type TM Operating Modes          | 74  |
| Standard Type TM – STM                   | 80  |
| Standard Type TM Operation               | 80  |
| Standard Type TM Register Description    | 80  |
| Standard Type TM Operation Modes         | 85  |
| Periodic Type TM – PTM                   | 95  |
| Periodic Type TM Operation               | 95  |
| Periodic Type TM Register Description    | 95  |
| Periodic Type TM Operation Modes         | 100 |
| Over Voltage Protection – OVP            | 109 |
| Over Voltage Protection Registers        | 109 |
| Input Offset Calibration                 | 111 |
| Low Dropout Regulator – LDO              | 112 |
| High Voltage I/O Ports                   | 112 |
| High Voltage I/O Registers               |     |
| Voltage Detector                         |     |
| Short-circuit Protection Function        | 118 |
| Universal Serial Interface Module – USIM | 119 |
| SPI Interface                            |     |
| I <sup>2</sup> C Interface               |     |
| UART Interface                           | 137 |
| Analog to Digital Converter              | 152 |
| A/D Converter Overview                   |     |
| A/D Converter Register Description       |     |
|                                          |     |



| A/D Converter Reference Voltage          | 155 |
|------------------------------------------|-----|
| A/D Converter Input Signals              | 156 |
| A/D Converter Operation                  | 156 |
| Conversion Rate and Timing Diagram       | 157 |
| Summary of A/D Conversion Steps          | 158 |
| Programming Considerations               | 159 |
| A/D Conversion Function                  | 159 |
| A/D Conversion Programming Examples      | 160 |
| Low Voltage Detector – LVD               | 161 |
| LVD Register                             | 161 |
| LVD Operation                            | 162 |
| Interrupts                               | 163 |
| Interrupt Registers                      |     |
| Interrupt Operation                      | 167 |
| External Interrupts                      | 168 |
| Over Voltage Protection Interrupt        | 169 |
| USIM Interrupt                           | 169 |
| Standard and Periodic Type TM Interrupts | 169 |
| LVD Interrupt                            | 170 |
| A/D Converter Interrupt                  | 170 |
| EEPROM Interrupt                         | 170 |
| Time Base Interrupts                     | 170 |
| High Voltage Short Circuit Interrupt     | 172 |
| Multi-function Interrupt                 | 172 |
| Compact Type TM Interrupts               | 172 |
| Interrupt Wake-up Function               | 173 |
| Programming Considerations               | 173 |
| Configuration Options                    | 174 |
| Application Circuits                     | 174 |
| Instruction Set                          |     |
| Introduction                             |     |
| Instruction Timing                       | 175 |
| Moving and Transferring Data             |     |
| Arithmetic Operations                    | 175 |
| Logical and Rotate Operation             | 176 |
| Branches and Control Transfer            | 176 |
| Bit Operations                           | 176 |
| Table Read Operations                    | 176 |
| Other Operations                         | 176 |
| Instruction Set Summary                  | 177 |
| Table Conventions                        |     |
| Extended Instruction Set                 | 179 |
|                                          |     |



| Instruction Definition                     |     |
|--------------------------------------------|-----|
| Extended Instruction Definition            |     |
| Package Information                        | 197 |
| 16-pin NSOP-EP (150mil) Outline Dimensions |     |
| 24-pin SSOP-EP (150mil) Outline Dimensions | 199 |
| 24-pin SOP (300mil) Outline Dimensions     | 200 |
| 28-pin SOP (300mil) Outline Dimensions     | 201 |



### **Features**

#### **CPU Features**

- · Operating voltage
  - f<sub>SYS</sub>=8MHz: 4.5V~5.5V
  - $f_{SYS}=12MHz: 4.5V\sim5.5V$
  - f<sub>SYS</sub>=16MHz: 4.5V~5.5V
- Up to  $0.25\mu s$  instruction cycle with 16MHz system clock at  $V_{DD}=5V$
- · Power down and wake-up functions to reduce power consumption
- · Oscillator types
  - Internal High Speed 8/12/16MHz RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- All instructions executed in 1~3 instruction cycles
- · Table read instructions
- 115 powerful instructions
- 8-level subroutine nesting
- · Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 4K×16
- RAM Data Memory: 256×8
- True EEPROM Memory: 128×8
- · Watchdog Timer function
- Up to 14 bidirectional I/O lines
- 10 bidirectional High Voltage I/O lines with short-circuit protection function
- 2 pin-shared external interrupts
- Multiple Timer Modules for time measurement, capture input, compare match output or PWM output or single pulse output function
- Over Voltage Protection function with interrupt
- Universal Serial Interface Module USIM for SPI, I<sup>2</sup>C or UART communication
- Programmable I/O port source current for LED driving applications
- Dual Time-Base functions for generation of fixed time interrupt signals
- 8 external channel 12-bit resolution A/D Converter with Internal Reference Voltage V<sub>BG</sub>
- Internal 5V LDO
- Low voltage reset function
- · Low voltage detect function
- Package types: 16-pin NSOP-EP, 24/28-pin SOP, 24-pin SSOP-EP



### **General Description**


The device is a Flash Memory A/D type 8-bit high performance RISC architecture microcontroller with 12V high current driver. Offering users the convenience of Flash Memory multi-programming features, this device also includes a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of true EEPROM memory for storage of non-volatile data such as serial numbers, calibration data etc.

Analog features include a multi-channel 12-bit A/D Converter and an internal 5V LDO (Low Dropout Regulator) for voltage regulator. Multiple and extremely flexible Timer Modules provide timing, pulse generation and PWM generation functions. Communication with the outside world is catered for by including fully integrated SPI, I<sup>2</sup>C and UART interface functions, these popular interfaces which provide designers with a means of easy communication with external peripheral hardware. Protective features such as an internal Watchdog Timer, Low Voltage Reset and Low Voltage Detector coupled with excellent noise immunity and ESD protection ensure that reliable operation is maintained in hostile electrical environments.

The device also includes fully integrated high and low speed oscillators which require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimise microcontroller operation and minimise power consumption.

This device contains a programmable I/O port source current function which is used to implement LED driving function. The High Voltage I/O function specific to 12V high current applications is also fully integrated within the device. The inclusion of flexible I/O programming features, Time-Base functions, Over Voltage Protection function along with many other features ensure that the device will find excellent use in home applications such as Kitchen Ventilators in addition to many others.


### **Block Diagram**



Rev. 1.20 8 November 20, 2019



### **Pin Assignment**



Note: 1. If the pin-shared pin functions have multiple outputs, the desired pin-shared function is determined by the corresponding software control bits.

- 2. The OCDSDA and OCDSCK pins are supplied as OCDS dedicated pins and as such only available for the HT66V2740 device which is the OCDS EV chip for the HT66F2740 device.
- 3. For less pin-count package types there will be unbonded pins which should be properly configured to avoid unwanted current consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.
- 4. The backside plate of EP shall be well soldered to ground on PCB.

Rev. 1.20 9 November 20, 2019



### **Pin Description**

With the exception of the power pins and some relevant transformer control pins, all pins on the device can be referenced by their Port name, e.g. PA0, PA1 etc., which refer to the digital I/O function of the pins. However these Port pins are also shared with other function such as the Analog to Digital Converter, Timer Module pins etc. The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. Note that the pin description refers to the largest package size, as a result some pins may not exist on smaller package types.

| Pin Name                         | Function | ОРТ                  | I/T | O/T  | Description                                               |
|----------------------------------|----------|----------------------|-----|------|-----------------------------------------------------------|
|                                  | PA0      | PAPU<br>PAWU<br>PAS0 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                  | SDO      | PAS0                 | _   | CMOS | SPI serial data output                                    |
| PA0/SDO/TX/                      | TX       | PAS0                 | _   | CMOS | UART data transmitter pin                                 |
| SCK/SCL/ICPDA/<br>OCDSDA         | SCK      | PAS0<br>IFS0         | ST  | CMOS | SPI serial clock                                          |
|                                  | SCL      | PAS0<br>IFS0         | ST  | NMOS | I <sup>2</sup> C clock line                               |
|                                  | ICPDA    | _                    | ST  | CMOS | ICP address/data                                          |
|                                  | OCDSDA   | _                    | ST  | CMOS | OCDS address/data, for EV chip only                       |
|                                  | PA1      | PAPU<br>PAWU<br>PAS0 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                  | INT0     | PAS0<br>IFS1         | ST  | _    | External Interrupt 0 input                                |
| PA1/INT0/STPI/<br>SCK/SCL/OVPI0/ | STPI     | PAS0<br>IFS1         | ST  | _    | STM capture input                                         |
| AN0                              | SCK      | PAS0<br>IFS0         | ST  | CMOS | SPI serial clock                                          |
|                                  | SCL      | PAS0<br>IFS0         | ST  | NMOS | I <sup>2</sup> C clock line                               |
|                                  | OVPI0    | PAS0                 | AN  | _    | OVP signal input                                          |
|                                  | AN0      | PAS0                 | AN  | _    | A/D Converter external input channel 0                    |
|                                  | PA2      | PAPU<br>PAWU<br>PAS0 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                  | SDI      | PAS0<br>IFS0         | ST  | _    | SPI serial data input                                     |
| PA2/SDI/SDA/RX/<br>ICPCK/OCDSCK  | SDA      | PAS0<br>IFS0         | ST  | NMOS | I <sup>2</sup> C data line                                |
|                                  | RX       | PAS0<br>IFS0         | ST  | _    | UART data receiver pin                                    |
|                                  | ICPCK    | _                    | ST  | _    | ICP clock pin                                             |
|                                  | OCDSCK   | _                    | ST  | _    | OCDS clock pin, for EV chip only                          |

Rev. 1.20 10 November 20, 2019



| Pin Name                        | Function | ОРТ                  | I/T | O/T  | Description                                               |
|---------------------------------|----------|----------------------|-----|------|-----------------------------------------------------------|
|                                 | PA3      | PAPU<br>PAWU<br>PAS0 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                 | INT1     | PAS0<br>IFS1         | ST  | _    | External Interrupt 1 input                                |
| PA3/INT1/PTPI/<br>SCS/OVPI1/AN1 | PTPI     | PAS0<br>IFS2         | ST  | _    | PTM capture input                                         |
|                                 | SCS      | PAS0<br>IFS0         | ST  | CMOS | SPI slave select                                          |
|                                 | OVPI1    | PAS0                 | AN  | _    | OVP signal input                                          |
|                                 | AN1      | PAS0                 | AN  | _    | A/D Converter external input channel 1                    |
|                                 | PA4      | PAPU<br>PAWU<br>PAS1 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                 | CTCK     | PAS1<br>IFS2         | ST  | _    | CTM clock input                                           |
|                                 | STCK     | PAS1<br>IFS1         | ST  | _    | STM clock input                                           |
| PA4/CTCK/STCK/<br>PTCK/SDI/SDA/ | PTCK     | PAS1<br>IFS0         | ST  | _    | PTM clock input                                           |
| RX/VREF/AN4                     | SDI      | PAS1<br>IFS0         | ST  | _    | SPI serial data input                                     |
|                                 | SDA      | PAS1<br>IFS0         | ST  | NMOS | I <sup>2</sup> C data line                                |
|                                 | RX       | PAS1<br>IFS0         | ST  | _    | UART data receiver pin                                    |
|                                 | VREF     | PAS1                 | AN  | _    | A/D Converter external reference input                    |
|                                 | AN4      | PAS1                 | AN  | _    | A/D Converter external input channel 4                    |
|                                 | PA5      | PAPU<br>PAWU<br>PAS1 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                 | INT0     | PAS1<br>IFS1         | ST  | _    | External Interrupt 0 input                                |
| PA5/INT0/SCK/<br>SCL/STPB/AN5   | SCK      | PAS1<br>IFS0         | ST  | CMOS | SPI serial clock                                          |
|                                 | SCL      | PAS1<br>IFS0         | ST  | NMOS | I <sup>2</sup> C clock line                               |
|                                 | STPB     | PAS1                 | _   | CMOS | STM inverting output                                      |
|                                 | AN5      | PAS1                 | AN  | _    | A/D Converter external input channel 5                    |
|                                 | PA6      | PAPU<br>PAWU<br>PAS1 | ST  | CMOS | General purpose I/O. Register enabled pull-up and wake-up |
|                                 | INT1     | PAS1<br>IFS1         | ST  | _    | External Interrupt 1 input                                |
| PA6/INT1/SDI/                   | SDI      | PAS1<br>IFS0         | ST  | _    | SPI serial data input                                     |
| SDA/RX/STP/AN6                  | SDA      | PAS1<br>IFS0         | ST  | NMOS | I <sup>2</sup> C data line                                |
|                                 | RX       | PAS1<br>IFS0         | ST  | _    | UART data receiver pin                                    |
|                                 | STP      | PAS1                 | _   | CMOS | STM output                                                |
|                                 | AN6      | PAS1                 | AN  | _    | A/D Converter external input channel 6                    |



| PA7 PAPU PAWU PAWU PAS1 CMOS General purpose I/O. Register enabled pull-up PA7/PTPI/SDO/ PTPI PAS1 ST — PTM capture input | o and wake-up |
|---------------------------------------------------------------------------------------------------------------------------|---------------|
| DIDI   SI   DIM conturo input                                                                                             | ·             |
|                                                                                                                           |               |
| TX/PTP/AN7 SDO PAS1 — CMOS SPI serial data output                                                                         |               |
| TX PAS1 — CMOS UART data transmitter pin                                                                                  |               |
| PTP PAS1 — CMOS PTM output                                                                                                |               |
| AN7 PAS1 AN — A/D Converter external input channel 7                                                                      |               |
| PB0~PB4 PB0~PB4 — ST CMOS High voltage I/O                                                                                |               |
| PB5 PBS1 ST CMOS High voltage I/O                                                                                         |               |
| PB5/CTP CTP PBS1 — CMOS High voltage CTM output                                                                           |               |
| PB6~PB7 PB6~PB7 — ST CMOS High voltage I/O                                                                                |               |
| PC0 PCS0 ST CMOS High voltage I/O                                                                                         |               |
| PC0/STP STP PCS0 — CMOS High voltage STM output                                                                           |               |
| PC1 PCS0 ST CMOS High voltage I/O                                                                                         |               |
| PC1/PTP PCS0 — CMOS High voltage PTM output                                                                               |               |
| PD0 PDV ST CMOS General purpose I/O. Register enabled pull-up                                                             | р             |
| PD0/STPI/SCS/ STPI PDS0 IFS1 ST — STM capture input                                                                       |               |
| SCS PDS0 ST CMOS SPI slave select                                                                                         |               |
| AN2 PDS0 AN — A/D Converter external input channel 2                                                                      |               |
| PD1 PDPU ST CMOS General purpose I/O. Register enabled pull-up                                                            | p             |
| STCK PDS0   ST   STM clock input                                                                                          |               |
| PD1/STCK/PTCK/<br>SDO/TX/AN3 PTCK PDS0 ST — PTM clock input                                                               |               |
| SDO PDS0 — CMOS SPI serial data output                                                                                    |               |
| TX PDS0 — CMOS UART data transmitter pin                                                                                  |               |
| AN3 PDS0 AN — A/D Converter external input channel 3                                                                      |               |
| PD2 PD90 ST CMOS General purpose I/O. Register enabled pull-up                                                            | p             |
| CTP PDS0 — CMOS CTM output                                                                                                |               |
| PD3 PDPU ST CMOS General purpose I/O. Register enabled pull-up                                                            | p             |
| PD3/CTCK/ OVPINT CTCK PDS0 ST — CTM clock input                                                                           |               |
| OVPINT PDS0 — CMOS OVP comparator output (after debounce)                                                                 |               |
| PD4 PDPU ST CMOS General purpose I/O. Register enabled pull-up                                                            | p             |
| PD4/CTPB/PTPB CTPB PDS1 — CMOS CTM inverting output                                                                       |               |
| PTPB PDS1 — CMOS PTM inverting output                                                                                     |               |
| PD5/OVPCOUT/ PD5 PDPU PDS1 ST CMOS General purpose I/O. Register enabled pull-up                                          | p             |
| PTP OVPCOUT PDS1 — CMOS OVP comparator output (before debounce)                                                           |               |
| PTP PDS1 — CMOS PTM output                                                                                                |               |

Rev. 1.20 November 20, 2019



| Pin Name                                                       | Function | OPT                                      | I/T | O/T | Description                                               |  |
|----------------------------------------------------------------|----------|------------------------------------------|-----|-----|-----------------------------------------------------------|--|
| VDD — PWR — Digital positive power supply                      |          | Digital positive power supply            |     |     |                                                           |  |
| VDD/AVDD/VLDO AVDD — PWR — A/D Converter positive power supply |          | A/D Converter positive power supply      |     |     |                                                           |  |
| VLDO — PWR — LDO output voltage                                |          | LDO output voltage                       |     |     |                                                           |  |
| VSS — PWR — Digital negative power supply                      |          | Digital negative power supply            |     |     |                                                           |  |
| VSS/AVSS/HVSS AVSS — PWR — A/D Converter negative power supply |          | A/D Converter negative power supply      |     |     |                                                           |  |
| HVSS — PWR — High Voltage Power negative power supply          |          | High Voltage Power negative power supply |     |     |                                                           |  |
| VCC1                                                           | VCC1     | _                                        | PWR | _   | High Voltage Power for LDO input voltage                  |  |
| VCC2                                                           | VCC2     | _                                        | PWR | _   | High Voltage Power for HVIO & Level Shifter input voltage |  |

Legend: I/T: Input type; O/T: Output type;
OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; CMOS: CMOS output; NMOS: NMOS output; AN: Analog signal.

Rev. 1.20 13 November 20, 2019



### **Absolute Maximum Ratings**

| Supply Voltage (V <sub>CC1</sub> , V <sub>CC2</sub> ) | V <sub>SS</sub> -0.3V to 15.0V    |
|-------------------------------------------------------|-----------------------------------|
| Supply Voltage (VDD)                                  | V <sub>SS</sub> -0.3V to 6.0V     |
| High Voltage Input Voltage                            | $V_{SS}$ -0.3V to $V_{CC2}$ +0.3V |
| Input Voltage                                         | $V_{SS}$ -0.3V to $V_{DD}$ +0.3V  |
| Storage Temperature                                   | -50°C to 125°C                    |
| Operating Temperature                                 | -40°C to 85°C                     |
| High Voltage I <sub>OH</sub> Total                    | -150mA                            |
| I <sub>OH</sub> Total                                 | -80mA                             |
| High Voltage I <sub>OL</sub> Total                    | 150mA                             |
| I <sub>OL</sub> Total                                 | 80mA                              |
| Total Power Dissipation                               | 500mW                             |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

### D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

### **Operating Voltage Characteristics**

Ta=-40°C~85°C

| Symbol          | Parameter                | Test Conditions          | Min. | Тур. | Max. | Unit |
|-----------------|--------------------------|--------------------------|------|------|------|------|
| V <sub>DD</sub> |                          | f <sub>HIRC</sub> =8MHz  | 4.5  | _    | 5.5  | V    |
|                 |                          | f <sub>HIRC</sub> =12MHz | 4.5  | _    | 5.5  |      |
|                 |                          | f <sub>HIRC</sub> =16MHz | 4.5  | _    | 5.5  |      |
|                 | Operating Voltage – LIRC | f <sub>LIRC</sub> =32kHz | 4.5  | _    | 5.5  | V    |

### **Standby Current Characteristics**

Ta=25°C

| Symbol | Ctoudley Made     |                        | Test Conditions                              | Min. | Тур. | Max. | Unit |
|--------|-------------------|------------------------|----------------------------------------------|------|------|------|------|
|        | Standby Mode      | <b>V</b> <sub>DD</sub> | Conditions                                   |      |      |      |      |
|        | SLEEP Mode        | 5V                     | WDT off                                      | _    | 0.5  | 1.0  | μA   |
|        |                   | οv                     | WDT on                                       | _    | 3.0  | 5.0  | μΑ   |
| ļ.     | IDLE0 Mode – LIRC | 5V                     | f <sub>SUB</sub> on                          | _    | 5.0  | 10.0 | μΑ   |
| ISTB   | IDLE1 Mode – HIRC |                        | f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz  | _    | 0.6  | 0.8  |      |
|        |                   | 5V                     | f <sub>SUB</sub> on, f <sub>SYS</sub> =12MHz | _    | 0.8  | 1.2  | mA   |
|        |                   |                        | f <sub>SUB</sub> on, f <sub>SYS</sub> =16MHz | _    | 1.4  | 2.0  | 1    |

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.

Rev. 1.20 14 November 20, 2019



- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.
- 5. The above current does not contain the current in the high voltage circuit, so the current consumption in the high voltage circuit should be added when the device is operating.

### **Operating Current Characteristics**

Ta=25°C

| Symbol |          | Operating Mode   |                        | Test Conditions         | Min.    | Тур. | Max.   | Unit  |
|--------|----------|------------------|------------------------|-------------------------|---------|------|--------|-------|
|        | Syllibol | Operating Mode   | <b>V</b> <sub>DD</sub> | Conditions              | IVIIII. | iyp. | IVIAX. | Ullit |
|        |          | SLOW Mode – LIRC | 5V                     | f <sub>SYS</sub> =32kHz | _       | 30   | 50     | μΑ    |
| ID     | 1        |                  |                        | f <sub>SYS</sub> =8MHz  | _       | 1.6  | 2.4    |       |
|        | IDD      | FAST Mode – HIRC |                        | f <sub>SYS</sub> =12MHz | _       | 2.4  | 3.6    | mA    |
|        |          |                  |                        | f <sub>SYS</sub> =16MHz | _       | 3.2  | 4.8    |       |

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are setup in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.
- 5. The above current does not contain the current in the high voltage circuit, so the current consumption in the high voltage circuit should be added when the device is operating.

#### A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature etc., can all exert an influence on the measured values.

### High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of 5V.

| Symbol            | Parameter                            | Test            | Min.       | Tun     | Max. | Unit   |         |
|-------------------|--------------------------------------|-----------------|------------|---------|------|--------|---------|
| Symbol            | Farameter                            | V <sub>DD</sub> | Temp.      | IVIIII. | Тур. | IVIAX. | Ollit   |
|                   |                                      | 5V              | 25°C       | -1%     | 8    | +1%    |         |
|                   |                                      | 30              | -40°C~85°C | -2%     | 8    | +2%    | MHz     |
|                   |                                      | 4.5V~5.5V       | 25°C       | -2.5%   | 8    | +2.5%  | IVITZ   |
|                   |                                      | 4.50~5.50       | -40°C~85°C | -3%     | 8    | +3%    |         |
|                   |                                      | 5V              | 25°C       | -1%     | 12   | +1%    |         |
| f <sub>HIRC</sub> |                                      |                 | -40°C~85°C | -2%     | 12   | +2%    | MHz     |
| IHIRC             | 12MHz Writer Trimmed HIRC Frequency  |                 | 25°C       | -2.5%   | 12   | +2.5%  | IVITZ   |
|                   |                                      | 4.50~5.50       | -40°C~85°C | -3%     | 12   | +3%    |         |
|                   |                                      | 5V              | 25°C       | -1%     | 16   | +1%    |         |
|                   | 16ML T Writer Trimmed LIDC Frequency | ον              | -40°C~85°C | -2%     | 16   | +2%    | N 41 1- |
|                   | 16MHz Writer Trimmed HIRC Frequency  | 4.5V~5.5V       | 25°C       | -2.5%   | 16   | +2.5%  | MHz     |
|                   |                                      | 4.5V~5.5V       | -40°C~85°C | -3%     | 16   | +3%    |         |

Note: 1. The 5V values for  $V_{\text{DD}}$  are provided as these are the fixed voltage at which the HIRC frequency is trimmed by the writer.

2. The row below the 5V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 5V for application voltage ranges from 4.5V to 5.5V.

Rev. 1.20 15 November 20, 2019




3. The minimum and maximum tolerance values provided in the table are only for the frequency at which the writer trims the HIRC oscillator. After trimming at this chosen specific frequency any change in HIRC oscillator frequency using the oscillator register control bits by the application program will give a frequency tolerance to within ±20%.

### Low Speed Internal Oscillator Characteristics - LIRC

| Symbol             | Parameter                        | Te                     | Test Conditions |      |      | Max.   | Unit |
|--------------------|----------------------------------|------------------------|-----------------|------|------|--------|------|
| Symbol             | raiailletei                      | <b>V</b> <sub>DD</sub> | Temp.           | Min. | Тур. | IVIAX. | Onit |
| £                  | f <sub>LIRC</sub> LIRC Frequency | 4.5V~5.5V              | 25°C            | -10% | 32   | +10%   | kHz  |
| ILIRC              |                                  |                        | -40°C~85°C      | -50% | 32   | +60%   | KHZ  |
| t <sub>START</sub> | LIRC Start Up Time               | _                      | _               | _    | _    | 500    | μs   |

### **Operating Frequency Characteristic Curves**



### **System Start Up Time Characteristics**

Ta=25°C

| Symbol            | Parameter                                                                            |          | Test Conditions                                                                         | Min.    | Тур. | Max.   | Unit              |
|-------------------|--------------------------------------------------------------------------------------|----------|-----------------------------------------------------------------------------------------|---------|------|--------|-------------------|
| Symbol            | Farameter                                                                            | $V_{DD}$ | Conditions                                                                              | IVIIII. | Typ. | IVIAX. | Oiiit             |
|                   | System Start-up Time                                                                 |          | f <sub>SYS</sub> =f <sub>H</sub> ~f <sub>H</sub> /64, f <sub>H</sub> =f <sub>HIRC</sub> | _       | 16   | _      | tsys              |
|                   | Wake-up from Condition where f <sub>SYS</sub> is Off                                 | _        | f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>                                   | _       | 2    | _      | tsys              |
| t <sub>sst</sub>  | System Start-up Time<br>Wake-up from Condition where f <sub>SYS</sub> is On          |          | $f_{SYS}=f_H\sim f_H/64$ , $f_H=f_{HIRC}$                                               | _       | 2    | _      | tsys              |
| 1551              |                                                                                      |          | f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>                                   | _       | 2    | _      | t <sub>SYS</sub>  |
|                   | System Speed Switch Time<br>FAST to SLOW Mode or SLOW to FAST Mode                   | _        | $f_{\text{HIRC}}$ switches from off $\rightarrow$ on                                    | _       | 16   | _      | t <sub>HIRC</sub> |
|                   | System Reset Delay Time<br>Reset Source from Power-on Reset or<br>LVR Hardware Reset | _        | RR <sub>POR</sub> =5V/ms                                                                | 25      | 50   | 100    | ms                |
| t <sub>RSTD</sub> | System Reset Delay Time<br>LVRC/WDTC Software Reset                                  | _        | _                                                                                       |         |      |        |                   |
|                   | System Reset Delay Time<br>Reset Source from WDT Overflow                            | _        | _                                                                                       | 8.3     | 16.7 | 33.3   | ms                |
| tsreset           | Minimum Software Reset Width to Reset                                                | _        | _                                                                                       | 45      | 90   | 120    | μs                |

Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.

2. The time units, shown by the symbols  $t_{HIRC}$ ,  $t_{SYS}$  etc. are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC} = 1/f_{HIRC}$ ,  $t_{SYS} = 1/f_{SYS}$  etc.

Rev. 1.20 16 November 20, 2019



- 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
- 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

### Input/Output Characteristics

Ta=25°C

| Comple ed         | Parameter                                              |                        | Test Conditions                                                           | Min.               | Time | Mov                | Unit |
|-------------------|--------------------------------------------------------|------------------------|---------------------------------------------------------------------------|--------------------|------|--------------------|------|
| Symbol            | Parameter                                              | <b>V</b> <sub>DD</sub> | Conditions                                                                | WIII.              | Тур. | IVIAX.             | Unit |
| VII               | Input Low Voltage for I/O Ports or Input Pins          | 5V                     |                                                                           | 0                  | _    | 1.5                | V    |
| VIL               | Imput Low Voltage for 1/O Ports of Imput Pills         | _                      | _                                                                         | 0                  | _    | 0.2V <sub>DD</sub> | V    |
| VIH               | Input High Voltage for I/O Ports or Input Pins         | 5V                     | _                                                                         | 3.5                |      |                    | V    |
| VIH               | imput riigir voitage for 1/O r orts of imput riiis     | _                      |                                                                           | 0.8V <sub>DD</sub> | _    | V <sub>DD</sub>    | v    |
| I <sub>OL</sub>   | Sink Current for I/O Pins (PA0~PA7 and PD0~PD5 pins)   | 5V                     | V <sub>OL</sub> =0.1V <sub>DD</sub>                                       | 32                 | 65   | _                  | mA   |
|                   |                                                        |                        | V <sub>OH</sub> =0.9V <sub>DD</sub><br>SLEDC[m+1:m]=00В<br>(m=0, 2, 4, 6) | -1.5               | -2.9 | _                  |      |
| Іон               | Source Current for I/O Pins (PA0~PA7 and PD0~PD5 pins) | 5V                     | V <sub>OH</sub> =0.9V <sub>DD</sub><br>SLEDC[m+1:m]=01B<br>(m=0, 2, 4, 6) | -2.5               | -5.1 |                    | mA   |
| ТОН               |                                                        | 3 V                    | V <sub>OH</sub> =0.9V <sub>DD</sub><br>SLEDC[m+1:m]=10B<br>(m=0, 2, 4, 6) | -3.6               | -7.3 | _                  | IIIA |
|                   |                                                        |                        | V <sub>OH</sub> =0.9V <sub>DD</sub><br>SLEDC[m+1:m]=11В<br>(m=0, 2, 4, 6) | -8                 | -16  | _                  |      |
| R <sub>PH</sub>   | Pull-high Resistance for I/O Ports (Note)              | 5V                     | _                                                                         | 10                 | 30   | 50                 | kΩ   |
| I <sub>LEAK</sub> | Input Leakage Current                                  | 5V                     | V <sub>IN</sub> =V <sub>DD</sub> or V <sub>IN</sub> =V <sub>SS</sub>      | _                  | _    | ±1                 | μΑ   |
| t <sub>TCK</sub>  | TM TCK Input Pin Minimum Pulse Width                   | _                      | _                                                                         | 0.3                | _    | _                  | μs   |
| t <sub>TPI</sub>  | TM TPI Input Pin Minimum Pulse Width                   | _                      | _                                                                         | 0.3                | _    | _                  | μs   |
| t <sub>INT</sub>  | External Interrupt Minimum Pulse Width                 | _                      | _                                                                         | 10                 | _    |                    | μs   |

Note: The  $R_{PH}$  internal pull high resistance value is calculated by connecting to ground and enabling input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the  $R_{PH}$  value.

# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specified

| Combal                             | Parameter                                  |                        | Test Conditions      | Min                | Tres | May         | I India |
|------------------------------------|--------------------------------------------|------------------------|----------------------|--------------------|------|-------------|---------|
| Symbol                             | Parameter                                  | <b>V</b> <sub>DD</sub> | Conditions           | Min.               | Тур. | Max.        | Unit    |
| V <sub>RW</sub>                    | V <sub>DD</sub> for Read / Write           |                        | _                    | $V_{\text{DDmin}}$ | _    | $V_{DDmax}$ | V       |
| Flash Program / Data EEPROM Memory |                                            |                        |                      |                    |      |             |         |
| t <sub>DEW</sub>                   | Write Cycle Time – Data EEPROM Memory      | _                      | _                    | _                  | 4    | 8           | ms      |
| _                                  | Cell Endurance – Flash Program Memory      |                        | _                    | 10K                | _    | _           | E/W     |
| E <sub>P</sub>                     | Cell Endurance – Data EEPROM Memory        | _                      | _                    | 100K               | _    | _           | E/W     |
| t <sub>RETD</sub>                  | ROM Data Retention Time                    | _                      | Ta=25°C              | _                  | 40   | _           | Year    |
| RAM Data Memory                    |                                            |                        |                      |                    |      |             |         |
| V <sub>DR</sub>                    | √ <sub>DR</sub> RAM Data Retention Voltage |                        | Device in SLEEP Mode | 1.0                | _    | _           | V       |

Rev. 1.20 17 November 20, 2019



### **LVR/LVD Electrical Characteristics**

Ta=25°C, unless otherwise specified

| Symbol            | Parameter                              |                        | Test Conditions                                           | Min         | Min. Typ. Max<br>2.1<br>2.55<br>3.15<br>3.8<br>2.0<br>2.2<br>2.4<br>2.7<br>-5%<br>3.0 | Mov   | Unit |
|-------------------|----------------------------------------|------------------------|-----------------------------------------------------------|-------------|---------------------------------------------------------------------------------------|-------|------|
| Symbol            | Parameter                              | <b>V</b> <sub>DD</sub> | Conditions                                                | wiin.       |                                                                                       | wax.  | Unit |
|                   |                                        |                        | LVR enable, voltage select 2.1V<br>Ta=-40°C~85°C          |             | 2.1                                                                                   |       |      |
| Vivr              | Low Voltage Reset Voltage              |                        | LVR enable, voltage select 2.55V Ta=-40°C~85°C            | E0/.        | 2.55                                                                                  | ±50/  | V    |
| <b>V</b> LVR      | Low Voltage Reset Voltage              | _                      | LVR enable, voltage select 3.15V<br>Ta=-40°C~85°C         | -5%         | 3.15                                                                                  | +3%   | V    |
|                   |                                        |                        | LVR enable, voltage select 3.8V<br>Ta=-40°C~85°C          |             | 3.8                                                                                   |       |      |
|                   |                                        |                        | LVD enable, voltage select 2.0V<br>Ta=-40°C~85°C          |             | 2.0                                                                                   |       |      |
|                   |                                        |                        | LVD enable, voltage select 2.2V<br>Ta=-40°C~85°C          |             | 2.2                                                                                   |       |      |
|                   |                                        |                        | LVD enable, voltage select 2.4V<br>Ta=-40°C~85°C          |             | 2.4                                                                                   |       |      |
|                   | D                                      |                        | LVD enable, voltage select 2.7V<br>Ta=-40°C~85°C          | <b>5</b> 0/ | 2.7                                                                                   | . 50/ | .,   |
| V <sub>LVD</sub>  | Low Voltage Detection Voltage          | _                      | LVD enable, voltage select 3.0V<br>Ta=-40°C~85°C          | -5%         | 3.0                                                                                   | +5%   | V    |
|                   |                                        |                        | LVD enable, voltage select 3.3V<br>Ta=-40°C~85°C          |             | 3.3                                                                                   |       |      |
|                   |                                        |                        | LVD enable, voltage select 3.6V<br>Ta=-40°C~85°C          |             | 3.6                                                                                   |       |      |
|                   |                                        |                        | LVD enable, voltage select 4.0V<br>Ta=-40°C~85°C          |             | 4.0                                                                                   |       |      |
|                   | Operating Current                      | 5V                     | LVD enable, LVR enable, VBGEN=0                           | _           | 20                                                                                    | 25    | μΑ   |
| LVRLVDBG          | Operating Current                      | οv                     | LVD enable, LVR enable, VBGEN=1                           | _           | 180                                                                                   | 200   | μΑ   |
| t <sub>LVDS</sub> | LVDO Stable Time                       | _                      | For LVR enable, VBGEN=0,<br>LVD off → on<br>Ta=-40°C~85°C | _           | _                                                                                     | 18    | μs   |
| t <sub>LVR</sub>  | Minimum Low Voltage Width to Reset     | _                      | _                                                         | 120         | 240                                                                                   | 480   | μs   |
| t <sub>LVD</sub>  | Minimum Low Voltage Width to Interrupt | _                      | _                                                         | 60          | 120                                                                                   | 240   | μs   |

## **Internal Reference Voltage Characteristics**

Ta=25°C, unless otherwise specified

| Symbol           | Parameter                           |                        | Test Conditions |      | Typ. | Max.   | Unit |
|------------------|-------------------------------------|------------------------|-----------------|------|------|--------|------|
|                  | Parameter                           | <b>V</b> <sub>DD</sub> | Conditions      | Min. | тур. | IVIAX. | Unit |
| $V_{BG}$         | Bandgap Reference Voltage           | _                      | Ta=-40°C~85°C   | -5%  | 1.04 | +5%    | V    |
| t <sub>BGS</sub> | V <sub>BG</sub> Turn On Stable Time | _                      | No load         | _    | _    | 150    | μs   |

Note: 1. All the above parameters are measured under conditions of no load condition unless otherwise described.

- $2.\,A\,0.1\mu F$  ceramic capacitor should be connected between VDD and GND.
- 3. The  $V_{\text{BG}}$  voltage is used as the A/D Converter internal signal input.

Rev. 1.20 18 November 20, 2019



## **Over Voltage Protection Electrical Characteristics**

Ta=25°C

| Cumb al          | Parameter                  |                        | Test Conditions                                | Min.  | Time | Max.                | Unit |
|------------------|----------------------------|------------------------|------------------------------------------------|-------|------|---------------------|------|
| Symbol           |                            | <b>V</b> <sub>DD</sub> | Conditions                                     | wiin. | Тур. | wax.                | Unit |
| I <sub>OVP</sub> | Operating Current          | 5V                     | OVPEN=1, DAC V <sub>REF</sub> =V <sub>DD</sub> | _     | 500  | 750                 | μΑ   |
| Vos              | Input Offset Voltage       | 5V                     | With calibration                               | -2    | _    | 2                   | mV   |
|                  | Hysteresis                 | 5V                     | HYS[1:0]=00B                                   | 0     | 0    | 5                   | mV   |
| V <sub>HYS</sub> |                            | 5V                     | HYS[1:0]=01B                                   | 15    | 30   | 45                  | mV   |
| VHYS             |                            | 5V                     | HYS[1:0]=10B                                   | 40    | 60   | 80                  | mV   |
|                  |                            | 5V                     | HYS[1:0]=11B                                   | 60    | 80   | 100                 | mV   |
| V <sub>СМ</sub>  | Common Mode Voltage Range  | 5V                     | _                                              | Vss   | _    | V <sub>DD</sub> - 1 | V    |
| DNL              | Differential Non-linearity | 5V                     | DAC V <sub>REF</sub> =V <sub>DD</sub>          | _     | _    | ±1                  | LSB  |
| INL              | Integral Non-linearity     | 5V                     | DAC V <sub>REF</sub> =V <sub>DD</sub>          | _     | _    | ±1.5                | LSB  |

## **High Voltage I/O Electrical Characteristics**

 $V_{\text{DD}}$ =5V, Ta=25°C, unless otherwise specify

| Comphal         | Parameter                                     |   | Test Conditions                                             | Min.               | Trees | Max.               | Unit |
|-----------------|-----------------------------------------------|---|-------------------------------------------------------------|--------------------|-------|--------------------|------|
| Symbol          |                                               |   | Conditions                                                  | IVIIII.            | Тур.  | IVIAX.             |      |
| V <sub>IN</sub> | Input Voltage                                 | _ | _                                                           | 7.5                | _     | 12.0               | V    |
| VIH             | Input High Voltage for High Voltage I/O Ports | _ | _                                                           | 0.7V <sub>IN</sub> | _     | V <sub>IN</sub>    | V    |
| VIL             | Input Low Voltage for High Voltage I/O Ports  |   | _                                                           | 0                  | _     | 0.3V <sub>IN</sub> | V    |
| Іон             | Source Current for High Voltage I/O Ports     | _ | V <sub>OH</sub> =0.9×V <sub>IN</sub> , V <sub>IN</sub> =12V | -60                | -120  | _                  | mA   |
| I <sub>OL</sub> | Sink Current for High Voltage I/O Ports       | _ | V <sub>OL</sub> =0.1×V <sub>IN</sub> , V <sub>IN</sub> =12V | 60                 | 120   | _                  | mA   |
|                 |                                               | _ | V <sub>IN</sub> ≥7.5V, SFRTC=0                              | 0.9                | _     | 1.7                | ms   |
|                 |                                               | _ | V <sub>IN</sub> ≥7.5V, SFRTC=0,<br>Ta=-40°C~85°C            | 0.6                | _     | 3.0                | ms   |
| tsf             | Short Flag Response Time                      | _ | V <sub>IN</sub> ≥7.5V, SFRTC=1                              | 0.45               | _     | 1.10               | ms   |
|                 |                                               |   | V <sub>IN</sub> ≥7.5V, SFRTC=1,<br>Ta=-40°C~85°C            | 0.3                | _     | 1.5                | ms   |

### **Voltage Detector Electrical Characteristics**

Ta=25°C

| Complete and      | Damanatan                      |                        | Test Conditions                                    | Min  | T    | Marri | 1114 |
|-------------------|--------------------------------|------------------------|----------------------------------------------------|------|------|-------|------|
| Symbol            | Parameter                      | <b>V</b> <sub>DD</sub> | Conditions                                         | Min. | Тур. | Max.  | Unit |
| V <sub>IN</sub>   | V <sub>CC2</sub> Input Voltage | _                      | _                                                  | 7.5  | _    | 12    | V    |
| V <sub>DET1</sub> | V <sub>CC2</sub> Detect Level  | _                      | $V_{IN}=0V \rightarrow 12V$                        | 6.5  | 7.0  | 7.5   | V    |
| V <sub>DET2</sub> | V <sub>DD</sub> Detect Level   | _                      | $V_{DD}$ =0V $\rightarrow$ 5V                      | 2.8  | 3.0  | 3.2   | V    |
| IQ                | Quiescent Current(Note)        | _                      | No load, V <sub>IN</sub> =12V, V <sub>DD</sub> =5V | _    | 20   | 40    | μΑ   |

Note: When measuring the Quiescent Current  $I_Q$ , the  $V_{CC20}$  signal cannot be selected for A/D Converter input. Because if the  $V_{CC20}$  is selected, CWSEL is 0, it will enable the resistance divider circuit to form load, resulting in wrong measurement result.

Rev. 1.20 19 November 20, 2019



### High Voltage I/O Other Electrical Characteristics

Ta=25°C


| Cumbal            | vmbol Parameter Test Conditions |                        | Min.                 | Typ.    | Max.               | Unit   |      |
|-------------------|---------------------------------|------------------------|----------------------|---------|--------------------|--------|------|
| Symbol            | Parameter                       | <b>V</b> <sub>DD</sub> | Conditions           | IVIIII. | Typ.               | IVIAX. | Onit |
| V <sub>IN</sub>   | Input Voltage                   | _                      | _                    | 7.5     | _                  | 12.0   | V    |
| V <sub>CC2O</sub> | V <sub>CC2O</sub> Accuracy      | _                      | V <sub>IN</sub> =12V | -5%     | 0.2V <sub>IN</sub> | +5%    | V    |

### **Low Dropout Regulator Electrical Characteristics**

 $C_{\text{LOAD}}$ =10 $\mu$ F+0.1 $\mu$ F,  $V_{\text{IN}}$ = $V_{\text{OUT}}$ +1V, Ta=25 $^{\circ}$ C, unless otherwise specified

| Cumbal                   | Davamatav                       |                 | Test Conditions                                                                            | Min                   | Time | Max  | Unit  |
|--------------------------|---------------------------------|-----------------|--------------------------------------------------------------------------------------------|-----------------------|------|------|-------|
| Symbol                   | Parameter                       | V <sub>IN</sub> | Conditions                                                                                 | Min.                  | Тур. | Max. | Unit  |
| V <sub>IN</sub>          | Input Voltage                   | _               | _                                                                                          | V <sub>OUT</sub> +0.1 | 6    | 12   | V     |
|                          |                                 | _               | I <sub>LOAD</sub> =1mA, V <sub>OUT</sub> =5.0V                                             | -2%                   | 5.0  | 2%   | V     |
| V <sub>OUT</sub>         | Output Voltage                  | _               | Ta=-40°C~85°C,<br>I <sub>LOAD</sub> =1mA, V <sub>OUT</sub> =5.0V                           | -5%                   | 5.0  | 5%   | V     |
| $\Delta V_{LOAD}$        | Load Regulation (1)             | _               | 1mA≤I <sub>LOAD</sub> ≤250mA,                                                              | _                     | 0.02 | 0.05 | %/mA  |
|                          |                                 | _               | ΔV <sub>OUT</sub> =2%, I <sub>LOAD</sub> =1mA                                              | _                     | 20   | _    | mV    |
| V <sub>DROP</sub>        | Dropout Voltage (2)             | _               | ΔV <sub>OUT</sub> =2%, I <sub>LOAD</sub> =10mA                                             | _                     | 100  | _    | mV    |
| V DROP                   | Propodit Voltage                | _               | V <sub>IN</sub> =V <sub>OUT</sub> +1.5V,<br>ΔV <sub>OUT</sub> =2%, I <sub>LOAD</sub> =70mA | _                     | 600  | 1000 | mV    |
| I <sub>OUT</sub>         | Output Current                  | _               | ΔV <sub>OUT</sub> =-3%                                                                     | 250                   | _    | _    | mA    |
| Iq                       | Quiescent Current(3)            | 12V             | No load                                                                                    | _                     | 80   | 150  | μΑ    |
| $\Delta V_{LINE}$        | Line Regulation                 | _               | V <sub>OUT</sub> +1V≤V <sub>IN</sub> ≤12V, I <sub>LOAD</sub> =1mA                          | _                     | _    | 0.5  | %/V   |
| TC                       | Temperature Coefficient         | _               | Ta=-40°C~85°C, I <sub>LOAD</sub> =10mA                                                     | _                     | ±1.5 | ±2   | mV/°C |
| ΔV <sub>OUT_RIPPLE</sub> | Output Voltage Ripple           | 6V              | I <sub>LOAD</sub> =10mA                                                                    | _                     | _    | 50   | mV    |
| RR                       | Ripple Rejection <sup>(4)</sup> |                 | $V_{IN}$ =10 $V_{DC}$ +2 $V_{P-P(AC)}$ ,<br>$I_{LOAD}$ ≤50mA, f=120Hz                      | 35                    |      |      | dB    |
| I <sub>LIMIT</sub>       | Current Limit                   | 6V              | ΔV <sub>OUT</sub> =-10%                                                                    | 700                   | _    | _    | mA    |

- Note: 1. Load regulation is measured at a constant junction temperature, using pulse testing with a low ON time and is guaranteed up to the maximum power dissipation. Power dissipation is determined by the input/output differential voltage and the output current. Guaranteed maximum power dissipation will not be available over the full input/output range. The maximum allowable power dissipation at any ambient temperature is  $P_D=(T_{J(MAX)}-Ta)/\theta_{JA}$ 
  - 2. Dropout voltage is defined as the input voltage minus the output voltage that produces a 2% change in the output voltage from the value at appointed  $V_{\rm IN}$ .
  - 3. When measuring the Quiescent Current  $I_Q$ , the  $V_{\text{CCIO}}$  signal cannot be selected for A/D Converter input. Because if the  $V_{\text{CCIO}}$  is selected, CWSEL is 0, it will enable the resistance divider circuit to form load, resulting in wrong measurement result.
  - 4. Ripple rejection ratio measurement circuit. RR= $20 \times log(\Delta V_{IN}/\Delta V_{OUT})$ .



Rev. 1.20 20 November 20, 2019



5. Application information for LDO load capacitor selection for stability:

#### **Recommended Output Capacitor**

Ta=25°C, unless otherwise specified

| Symbol |                   | Parameter             |                        | Test Conditions | Min.    | Typ. | Max.   | Unit |
|--------|-------------------|-----------------------|------------------------|-----------------|---------|------|--------|------|
|        | Symbol            | Parameter             | <b>V</b> <sub>DD</sub> | Conditions      | IVIIII. | Typ. | IVIAX. | Onit |
|        | C <sub>LOAD</sub> | Output Load Capacitor | _                      | _               | 4.7     | 10   | _      | μF   |

In common with most regulators, the LDO requires external capacitors between  $V_{\text{OUT}}$  and ground for regulator stability. Capacitor values of  $4.7\mu\text{F}$  or large are acceptable, provided the smaller ESR is less than  $10\Omega$ . Aluminum electrolytic capacitor is suitable, provided they meet the requirements described above.

For better load transient response purposes, use a combination of a  $C_{\text{LOAD}}$   $10\mu\text{F}$  and extra  $0.1\mu\text{F}$  capacitor on  $V_{\text{OUT}}$ . Note that the  $0.1\mu\text{F}$  capacitor is always required on  $V_{\text{OUT}}$  and strong recommended be a multi-layer ceramic capacitor. The internal regulator is designed to be stable with an output filter capacitor  $C_{\text{LOAD}}$  and ESR as recommended.

### **LDO Other Electrical Characteristics**

Ta=25°C

| Cumbal            | Dovemeter                  |                        | Test Conditions           | Min.  | Trees              | Max. | Unit |  |
|-------------------|----------------------------|------------------------|---------------------------|-------|--------------------|------|------|--|
| Symbol            | Parameter                  | <b>V</b> <sub>DD</sub> | Conditions                | WIII. | Тур.               | wax. | Unit |  |
| V <sub>IN</sub>   | Input Voltage              | _                      | _                         | 5.1   | _                  | 12.0 | V    |  |
| V <sub>CC1O</sub> | V <sub>CC10</sub> Accuracy | _                      | V <sub>IN</sub> =5.1V~12V | -5%   | 0.2V <sub>IN</sub> | +5%  | V    |  |

Note: Voltage Divider: R1:R2=4:1 ( $12k\Omega/3k\Omega$ ),  $V_{CC10}=R2/(R1+R2)\times V_{CC1}=0.2V_{CC1}$ .

Rev. 1.20 21 November 20, 2019



### A/D Converter Electrical Characteristics


Ta=25°C, unless otherwise specified

| Cumbal             | Parameter                                                 |    | Test Conditions                                                               | Min.  | Time | Max             | I I m i f |
|--------------------|-----------------------------------------------------------|----|-------------------------------------------------------------------------------|-------|------|-----------------|-----------|
| Symbol             |                                                           |    | Conditions                                                                    | Wiin. | Тур. | Max.            | Unit      |
| V <sub>ADI</sub>   | A/D Converter Input Voltage                               | _  | _                                                                             | 0     | _    | $V_{REF}$       | V         |
| V <sub>REF</sub>   | A/D Converter Reference Voltage                           | _  | _                                                                             | 2     | _    | V <sub>DD</sub> | V         |
| DNL                | Differential Non-linearity                                |    | V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs<br>Ta=-40°C~85°C | -3    | _    | +3              | LSB       |
| INL                | Integral Non-linearity                                    | _  | V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs<br>Ta=-40°C~85°C | -4    | _    | +4              | LSB       |
| I <sub>ADC</sub>   | Additional Current for A/D Converter Enable               | 5V | No load, t <sub>ADCK</sub> =0.5µs                                             | _     | 500  | 700             | μΑ        |
| t <sub>ADCK</sub>  | A/D Clock Period                                          | _  | _                                                                             | 0.5   | _    | 10.0            | μs        |
| t <sub>ON2ST</sub> | A/D Converter On-to-Start Time                            | _  | _                                                                             | 4     | _    | _               | μs        |
| t <sub>ADC</sub>   | A/D Conversion Time<br>(Include A/D Sample and Hold Time) | _  | _                                                                             | _     | 16   | _               | tadck     |

### **Power-on Reset Characteristics**

Ta=25°C

| Symbol            | Parameter                                                                           |   | st Conditions | Min.  | Tires | Max. | Unit |
|-------------------|-------------------------------------------------------------------------------------|---|---------------|-------|-------|------|------|
| Symbol            |                                                                                     |   | Conditions    | WIII. | Тур.  | wax. | Unit |
| V <sub>POR</sub>  | V <sub>DD</sub> Start Voltage to Ensure Power-on Reset                              | _ | _             | _     | _     | 100  | mV   |
| RR <sub>POR</sub> | V <sub>DD</sub> Rising Rate to Ensure Power-on Reset                                | _ | _             | 0.035 | _     | _    | V/ms |
| t <sub>POR</sub>  | Minimum Time for $V_{\text{DD}}$ Stays at $V_{\text{POR}}$ to Ensure Power-on Reset | _ | _             | 1     | _     | _    | ms   |



### **System Architecture**

A key factor in the high-performance features of the range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one or two cycles for most of the standard or extended instructions respectively. The exceptions to this are branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.


Rev. 1.20 22 November 20, 2019



### **Clocking and Pipelining**

The main system clock, derived from either an HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining



Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present

Rev. 1.20 23 November 20, 2019



instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

| Program Counter |                |  |  |  |  |  |
|-----------------|----------------|--|--|--|--|--|
| High Byte       | Low Byte (PCL) |  |  |  |  |  |
| PC11~PC8        | PCL7~PCL0      |  |  |  |  |  |

**Program Counter** 


The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack is organized into 8 levels and neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.



### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

Rev. 1.20 24 November 20, 2019




- Arithmetic operations:
  - ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA, LADD, LADDM, LADC, LADCM, LSUB, LSUBM, LSBC, LSBCM, LDAA
- Logic operations:
  - AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA, LAND, LOR, LXOR, LANDM, LORM, LXORM, LCPL, LCPLA
- Rotation:
  - RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC, LRRA, LRR, LRRCA, LRRC, LRLA, LRL, LRLCA, LRLC
- Increment and Decrement:
   INCA, INC, DECA, DEC, LINCA, LINC, LDECA, LDEC
- Branch decision:
   JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI, LSZ, LSZA, LSNZ, LSIZ, LSDZ, LSIZA, LSDZA

### **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offers users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### **Structure**

The Program Memory has a capacity of  $4K \times 16$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be setup in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

### **Special Vectors**

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 0000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Rev. 1.20 25 November 20, 2019




#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be setup by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the corresponding table read instruction such as "TABRD [m]" or "TABRDL [m]" respectively when the memory [m] is located in sector 0. If the memory [m] is located in other sectors, the data can be retrieved from the program memory using the corresponding extended table read instruction such as "LTABRD [m]" or "LTABRDL [m]" respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontroller. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "0F00H" which refers to the start address of the last page within the 4K words Program Memory of the device. The table pointer low byte register is setup here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "0F06H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" or "LTABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" or "LTABRD [m]" instruction is executed.

Because the TBLH register is a read/write register and can be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Rev. 1.20 26 November 20, 2019



#### **Table Read Program Example**

```
tempreg1 db?
                    ; temporary register #1
tempreg2 db?
                    ; temporary register #2
code0 .section 'code'
mov a,06h
                    ; initialise table pointer - note that this address is referenced
mov tblp,a
                    ; to the last page or the page that thhp pointed
mov a,0fh
                    ; initialise high table pointer
mov tbhp,a
                    ; it is not necessary to set thhp if executing tabrdl or ltabrdl
                    ; transfers value in table referenced by table pointer data at
tabrd tempreg1
                      ; program memory address "OFO6H" transferred to tempreg1 and TBLH
dec tblp
                      ; reduce value of table pointer by one
                     ; transfers value in table referenced by table pointer data at
tabrd tempreg2
                      ; program memory address "OFO5H" transferred to tempreg2 and TBLH
                      ; in this example the data "1AH" is transferred to tempreg1 and
                      ; data "OFH" to tempreg2
                      ; the value "OOH" will be transferred to the high byte register TBLH
codel .section 'code'
org OFOOh
                      ; sets initial address of last page
dc 00Ah,00Bh,00Ch,00Dh,00Eh,00Fh,01Ah,01Bh
```

#### In Circuit Programming - ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.


As an additional convenience, Holtek has provided a means of programming the microcontroller incircuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and reinsertion of the device.

| Holtek Writer Pins | MCU Programming Pins | Pin Description                 |  |  |
|--------------------|----------------------|---------------------------------|--|--|
| ICPDA              | PA0                  | Programming Serial Data/Address |  |  |
| ICPCK              | PA2                  | Programming Clock               |  |  |
| VDD                | VDD                  | Power Supply                    |  |  |
| VSS                | VSS                  | Ground                          |  |  |

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.





Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

### On-Chip Debug Support - OCDS

There is an EV chip named HT66V2740 which is used to emulate the real MCU device named HT66F2740. The EV chip device also provides the "On-Chip Debug" function to debug the real MCU device during development process. The EV chip and real MCU device are almost functional compatible except the "On-Chip Debug" function. Users can use the EV chip device to emulate the real MCU device behaviors by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip device for debugging, the corresponding pin functions shared with the OCDSDA and OCDSCK pins in the real MCU device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

| Holtek e-Link Pins | EV Chip OCDS Pins | Pin Description                                 |
|--------------------|-------------------|-------------------------------------------------|
| OCDSDA             | OCDSDA            | On-Chip Debug Support Data/Address input/output |
| OCDSCK             | OCDSCK            | On-Chip Debug Support Clock input               |
| VDD                | VDD               | Power Supply                                    |
| VSS                | VSS               | Ground                                          |

Rev. 1.20 28 November 20, 2019



### **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Categorized into two types, the first of these is an area of RAM where special function registers are located. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is reserved for general purpose use. All locations within this area are read and write accessible under program control


Switching between the different Data Memory sectors is achieved by properly setting the Memory Pointers to correct value if using the indirect addressing method.

#### **Structure**

The Data Memory is subdivided into two sectors, all of which are implemented in 8-bit wide RAM. Each of the Data Memory Sector is categorized into two types, the special Purpose Data Memory and the General Purpose Data Memory. The address range of the Special Purpose Data Memory for the device is from 00H to 7FH while the General Purpose Data Memory address range is from 80H to FFH.

| Special Purpose Data Memory | General Pur | pose Data Memory         |
|-----------------------------|-------------|--------------------------|
| Located Sectors             | Capacity    | Sector: Address          |
| 0, 1                        | 256×8       | 0: 80H~FFH<br>1: 80H~FFH |

#### **Data Memory Summary**



Rev. 1.20 29 November 20, 2019



#### **Data Memory Addressing**

For the device that supports the extended instructions, there is no Bank Pointer for Data Memory. For Data Memory the desired Sector is pointed by the MP1H or MP2H register and the certain Data Memory address in the selected sector is specified by the MP1L or MP2L register when using indirect addressing access.

Direct Addressing can be used in all sectors using the extended instructions which can address all available data memory space. For the accessed data memory which is located in any data memory sectors except sector 0, the extended instructions can be used to access the data memory instead of using the indirect addressing access. The main difference between standard instructions and extended instructions is that the data memory address "m" in the extended instructions has 9 valid bits for this device, the high byte indicates a sector and the low byte indicates a specific address.

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.20 30 November 20, 2019



|     | Sector 0         | Sector 1 |            | Sector 0         | Sector 1 |
|-----|------------------|----------|------------|------------------|----------|
| 00H | IAR0             |          | 40H        |                  | EEC      |
| 01H | MP0              |          | 41H        | PD               |          |
| 02H | IAR1             |          | 42H        | PDC              |          |
| 03H | MP1L             |          | 43H        | PDPU             |          |
| 04H | MP1H             |          | 44H        |                  |          |
| 05H | ACC              |          | 45H        | SIMC0            |          |
| 06H | PCL              |          | 46H        | SIMC1/UUCR1      |          |
| 07H | TBLP             |          | 47H        | SIMD/UTXR_RXR    |          |
|     |                  |          | 47H<br>48H |                  |          |
| 08H | TBLH             |          |            | SIMA/SIMC2/UUCR2 |          |
| 09H | TBHP             |          | 49H        | SIMTOC/UBRG      |          |
| 0AH | STATUS           |          | 4AH        | UUSR             |          |
| 0BH |                  |          | 4BH        | OVPC0            |          |
| 0CH | IAR2             |          | 4CH        | OVPC1            |          |
| 0DH | MP2L             |          | 4DH        | OVPC2            |          |
| 0EH | MP2H             |          | 4EH        | OVPDA            |          |
| 0FH | RSTFC            |          | 4FH        | SLEDC            |          |
| 10H | INTC0            |          | 50H        | IFS0             |          |
| 11H | INTC1            |          | 51H        | IFS1             |          |
| 12H | INTC2            |          | 52H        | IFS2             |          |
| 13H | INTC3            |          | 53H        |                  |          |
| 14H | PA               |          | 54H        | PAS0             |          |
|     | PAC              |          |            | PAS1             |          |
| 15H |                  |          | 55H        |                  |          |
| 16H | PAPU             |          | 56H        | PDS0             |          |
| 17H | PAWU             |          | 57H        | PDS1             |          |
| 18H | MFI              |          | 58H        | CTMC0            |          |
| 19H | WDTC             |          | 59H        | CTMC1            |          |
| 1AH | SCC              |          | 5AH        | CTMDL            |          |
| 1BH | HIRCC            |          | 5BH        | CTMDH            |          |
| 1CH | LVDC             |          | 5CH        | CTMAL            |          |
| 1DH | LVRC             |          | 5DH        | CTMAH            |          |
| 1EH | EEA              |          | 5EH        | PBS1             |          |
| 1FH | EED              |          | 5FH        | PCS0             |          |
| 20H | SADOL            |          | 60H        |                  |          |
| 21H | SADOH            |          | 61H        |                  |          |
| 22H | SADC0            |          | 62H        |                  |          |
| 23H | SADC1            |          | 63H        |                  |          |
| 24H | INTEG            |          | 64H        |                  |          |
|     | PB               |          |            |                  |          |
| 25H |                  |          | 65H        |                  |          |
| 26H | PBC              |          | 66H        |                  |          |
| 27H | PBOM             | -        | 67H        |                  |          |
| 28H | PC               |          | 68H        |                  |          |
| 29H | PCC              |          | 69H        |                  |          |
| 2AH | PCOM             |          | 6AH        |                  |          |
| 2BH | PWRDET           |          | 6BH        |                  |          |
| 2CH | PBMOSC0          |          | 6CH        |                  |          |
| 2DH | PBMOSC1          |          | 6DH        |                  |          |
| 2EH | PCMOSC0          |          | 6EH        |                  |          |
| 2FH | TB0C             |          | 6FH        |                  |          |
| 30H | TB1C             |          | 70H        |                  |          |
| 31H | PSCR             |          | 71H        |                  |          |
| 32H | STMC0            |          | 72H        |                  |          |
| 33H | STMC1            |          | 73H        |                  |          |
| 34H | STMDL            |          | 74H        |                  |          |
| 35H | STMDH            |          | 74H        |                  |          |
|     |                  |          |            |                  |          |
| 36H | STMAL            | -        | 76H        |                  |          |
| 37H | STMAH            |          | 77H        |                  |          |
| 38H | PTMC0            | -        | 78H        |                  |          |
| 39H | PTMC1            |          | 79H        |                  |          |
| 3AH | PTMDL            |          | 7AH        |                  |          |
| 3BH | PTMDH            |          | 7BH        |                  |          |
| 3CH | PTMAL            |          | 7CH        |                  |          |
| 3DH | PTMAH            |          | 7DH        |                  |          |
|     |                  |          | 7EH        |                  |          |
| 3EH | PTMRPL           |          | / LII      |                  |          |
|     | PTMRPL<br>PTMRPH |          | 7EH        |                  |          |

Special Purpose Data Memory Structure



### **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional sections, however several registers require a separate description in this section.

### Indirect Addressing Registers - IAR0, IAR1, IAR2

The Indirect Addressing Registers, IAR0, IAR1 and IAR2, although having their locations in normal RAM register space, do not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses these Indirect Addressing Registers and Memory Pointers, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0, IAR1 and IAR2 registers will result in no actual read or write operation to these registers but rather to the memory location specified by their corresponding Memory Pointers, MP0, MP1L/MP1H or MP2L/MP2H. Acting as a pair, IAR0 and MP0 can together access data only from Sector 0 while the IAR1 register together with the MP1L/MP1H register pair and IAR2 register together with the MP2L/MP2H register pair can access data from any Data Memory Sector. As the Indirect Addressing Registers are not physically implemented, reading the Indirect Addressing Registers will return a result of "00H" and writing to the registers will result in no operation.

### Memory Pointers - MP0, MP1L, MP1H, MP2L, MP2H

Five Memory Pointers, known as MP0, MP1L, MP1H, MP2L, MP2H, are provided. These Memory Pointers are physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the relevant Indirect Addressing Registers is carried out, the actual address that the microcontroller is directed to is the address specified by the related Memory Pointer. MP0, together with Indirect Addressing Register, IAR0, are used to access data from Sector 0, while MP1L/MP1H together with IAR1 and MP2L/MP2H together with IAR2 are used to access data from all sectors according to the corresponding MP1H or MP2H register. Direct Addressing can be used in all sectors using the corresponding instruction which can address all available data memory space.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example 1**

```
data .section 'data'
adres1 db?
adres2
        db?
adres3
        db?
adres4
        dh?
        db?
block
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                             ; setup size of block
    mov block, a
     mov a, offset adres1
                             ; Accumulator loaded with first RAM address
     mov mp0, a
                             ; setup memory pointer with first RAM address
loop:
     clr IAR0
                             ; clear the data at address defined by MPO
     inc mp0
                              ; increment memory pointer
     sdz block
                              ; check if last memory location has been cleared
     jmp loop
continue:
```

Rev. 1.20 32 November 20, 2019



### **Indirect Addressing Program Example 2**

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
    mov a, 04h
                   ; setup size of block
    mov block, a
    mov a, 01h
                      ; setup the memory sector
    mov mp1h, a
    mov a, offset adres1 ; Accumulator loaded with first RAM address
    mov mp11, a
                 ; setup memory pointer with first RAM address
loop:
                      ; clear the data at address defined by MP1L
    clr IAR1
    inc mp11
                      ; increment memory pointer MP1L
                       ; check if last memory location has been cleared
    sdz block
    jmp loop
continue:
```

The important point to note here is that in the example shown above, no reference is made to specific Data Memory addresses.

#### **Direct Addressing Program Example using extended instructions**

```
data .section 'data'
temp db?
code .section at 0 'code'
org 00h
start:
                     ; move [m] data to acc
    lmov a, [m]
    lsub a, [m+1]
                      ; compare [m] and [m+1] data
    snz c
                      ; [m]>[m+1]?
    jmp continue
                       ; no
    lmov a, [m]
                       ; yes, exchange [m] and [m+1] data
    mov temp, a
    lmov a, [m+1]
    lmov [m], a
    mov a, temp
    lmov [m+1], a
```

Note: here "m" is a data memory address located in any data memory sectors. For example, m=1F0H, it indicates address 0F0H in Sector 1.

#### **Accumulator - ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.



#### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

### Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be setup before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

#### Status Register – STATUS

This 8-bit register contains the SC flag, CZ flag, zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC, C, SC and CZ flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.
- CZ is the operational result of different flags for different instructions. Refer to register definitions for more details.
- SC is the result of the "XOR" operation which is performed by the OV flag and the MSB of the current instruction operation result.

Rev. 1.20 34 November 20, 2019



In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

#### STATUS Register

| Bit  | 7   | 6   | 5  | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|----|-----|-----|-----|-----|-----|
| Name | SC  | CZ  | TO | PDF | OV  | Z   | AC  | С   |
| R/W  | R/W | R/W | R  | R   | R/W | R/W | R/W | R/W |
| POR  | Х   | Х   | 0  | 0   | Х   | х   | Х   | Х   |

"x": unknown

Bit 7 SC: The result of the "XOR" operation which is performed by the OV flag and the MSB of the instruction operation result.

Bit 6 CZ: The operational result of different flags for different instructions.

For SUB/SUBM/LSUB/LSUBM instructions, the CZ flag is equal to the Z flag.

For SBC/SBCM/LSBC/LSBCM instructions, the CZ flag is the "AND" operation result which is performed by the previous operation CZ flag and current operation zero flag.

For other instructions, the CZ flag will not be affected.

Bit 5 **TO**: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred.

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.



### **EEPROM Data Memory**

This device contains an area of internal EEPROM Data Memory. EEPROM is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller. The process of reading and writing data to the EEPROM memory has been reduced to a very trivial affair.

### **EEPROM Data Memory Structure**

The EEPROM Data Memory capacity is 128×8 bits for the device. Unlike the Program Memory and RAM Data Memory, the EEPROM Data Memory is not directly mapped into memory space and is therefore not directly addressable in the same way as the other types of memory. Read and Write operations to the EEPROM are carried out in single byte operations using an address and a data register in Sector 0 and a single control register in Sector 1.

### **EEPROM Registers**

Three registers control the overall operation of the internal EEPROM Data Memory. These are the address register, EEA, the data register, EED and a single control register, EEC. As both the EEA and EED registers are located in Sector 0, they can be directly accessed in the same was as any other Special Function Register. The EEC register however, being located in Sector 1, can only be read from or written to indirectly using the MP1L/MP1H or MP2L/MP2H Memory Pointer and Indirect Addressing Register, IAR1/IAR2. Because the EEC control register is located at address 40H in Sector 1, the MP1L or MP2L Memory Pointer must first be set to the value 40H and the MP1H or MP2H Memory Pointer high byte set to the value, 01H, before any operations on the EEC register are executed.

| Register |    |      |      | В    | it   |      |      |      |
|----------|----|------|------|------|------|------|------|------|
| Name     | 7  | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
| EEA      | _  | EEA6 | EEA5 | EEA4 | EEA3 | EEA2 | EEA1 | EEA0 |
| EED      | D7 | D6   | D5   | D4   | D3   | D2   | D1   | D0   |
| EEC      | _  | _    | _    | _    | WREN | WR   | RDEN | RD   |

**EEPROM Register List** 

### • EEA Register

| Bit  | 7 | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|---|------|------|------|------|------|------|------|
| Name | _ | EEA6 | EEA5 | EEA4 | EEA3 | EEA2 | EEA1 | EEA0 |
| R/W  | _ | R/W  |
| POR  | _ | 0    | 0    | 0    | 0    | 0    | 0    | 0    |

Bit 7 Unimplemented, read as "0"

Bit  $6\sim0$  **EEA6~EEA0**: Data EEPROM address bit  $6\sim$  bit 0

#### • EED Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7 \sim 0$  **D7~D0**: Data EEPROM data bit  $7 \sim$  bit 0

Rev. 1.20 36 November 20, 2019



### • EEC Register

| Bit  | 7 | 6 | 5 | 4 | 3    | 2   | 1    | 0   |
|------|---|---|---|---|------|-----|------|-----|
| Name | _ | _ | _ | _ | WREN | WR  | RDEN | RD  |
| R/W  | _ | _ | _ | _ | R/W  | R/W | R/W  | R/W |
| POR  | _ | _ | _ | _ | 0    | 0   | 0    | 0   |

Bit 7~4 Unimplemented, read as "0"

Bit 3 WREN: Data EEPROM Write Enable

0: Disable 1: Enable

This is the Data EEPROM Write Enable Bit which must be set high before Data EEPROM write operations are carried out. Clearing this bit to zero will inhibit Data EEPROM write operations.

Bit 2 WR: EEPROM Write Control

0: Write cycle has finished 1: Activate a write cycle

This is the Data EEPROM Write Control Bit and when set high by the application program will activate a write cycle. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the WREN has not first been set high.

Bit 1 RDEN: Data EEPROM Read Enable

0: Disable 1: Enable

This is the Data EEPROM Read Enable Bit which must be set high before Data EEPROM read operations are carried out. Clearing this bit to zero will inhibit Data EEPROM read operations.

Bit 0 **RD**: EEPROM Read Control

0: Read cycle has finished1: Activate a read cycle

This is the Data EEPROM Read Control Bit and when set high by the application program will activate a read cycle. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the RDEN has not first been set high.

Note: 1. The WREN, WR, RDEN and RD cannot be set high at the same time in one instruction. The WR and RD cannot be set high at the same time.

- 2. Ensure that the  $f_{SUB}$  clock is stable before executing the write operation.
- 3. Ensure that the write operation is totally complete before changing the EEC register content.

### Reading Data from the EEPROM

To read data from the EEPROM, the EEPROM address of the data to be read must first be placed in the EEA register. Then the read enable bit, RDEN, in the EEC register must be set high to enable the read function. If the RD bit in the EEC register is now set high, a read cycle will be initiated. Setting the RD bit high will not initiate a read operation if the RDEN bit has not been set. When the read cycle terminates, the RD bit will be automatically cleared to zero, after which the data can be read from the EED register. The data will remain in the EED register until another read or write operation is executed. The application program can poll the RD bit to determine when the data is valid for reading.

Rev. 1.20 37 November 20, 2019



## Writing Data to the EEPROM

To write data to the EEPROM, the EEPROM address of the data to be written must first be placed in the EEA register and the data placed in the EED register. To initiate a write cycle, the write enable bit, WREN, in the EEC register must first be set high to enable the write function. After this, the WR bit in the EEC register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set again after the write cycle has started. Note that setting the WR bit high will not initiate a write cycle if the WREN bit has not been set. As the EEPROM write cycle is controlled using an internal timer whose operation is asynchronous to microcontroller system clock, a certain time will elapse before the data will have been written into the EEPROM. Detecting when the write cycle has finished can be implemented either by polling the WR bit in the EEC register or by using the EEPROM interrupt. When the write cycle terminates, the WR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the EEPROM. The application program can therefore poll the WR bit to determine when the write cycle has ended.

#### **Write Protection**

Protection against inadvertent write operation is provided in several ways. After the device is powered-on the Write Enable bit in the control register will be cleared preventing any write operations. Also at power-on the Memory Pointer high byte register, MP1H or MP2H, will be reset to zero, which means that Data Memory Sector 0 will be selected. As the EEPROM control register is located in Sector 1, this adds a further measure of protection against spurious write operations. During normal program operation, ensuring that the Write Enable bit in the control register is cleared will safeguard against incorrect write operations.

### **EEPROM Interrupt**

The EEPROM write interrupt is generated when an EEPROM write cycle has ended. The EEPROM interrupt must first be enabled by setting the DEE bit in the relevant interrupt register. When an EEPROM write cycle ends, the DEF request flag will be set. If the global and EEPROM interrupt is enabled and the stack is not full, a jump to the associated EEPROM Interrupt vector will take place. When the interrupt is serviced, the EEPROM interrupt request flag, DEF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. More details can be obtained in the Interrupt section.

### **Programming Considerations**

Care must be taken that data is not inadvertently written to the EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Also the Memory Pointer high byte register, MP1H or MP2H, could be normally cleared to zero as this would inhibit access to Sector 1 where the EEPROM control register exist. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process.

When writing data the WR bit must be set high immediately after the WREN bit has been set high, to ensure the write cycle executes correctly. The global interrupt bit EMI should also be cleared before a write cycle is executed and then re-enabled after the write cycle starts. Note that the device should not enter the IDLE or SLEEP mode until the EEPROM read or write operation is totally complete. Otherwise, the EEPROM read or write operation will fail.

Rev. 1.20 38 November 20, 2019



### **Programming Examples**

#### Reading data from the EEPROM - polling method

```
MOV A, EEPROM ADRES ; user defined address
MOV EEA, A
                    ; setup memory pointer low byte MP1L
; MP1L points to EEC register
MOV A, 40H
MOV MP1L, A
MOV A, 01H
                      ; setup memory pointer high byte MP1H
MOV MP1H, A
                  ; set RDEN bit, enable read operations
SET IAR1.1
SET IAR1.0
                     ; start Read Cycle - set RD bit
BACK:
SZ IAR1.0
                 ; check for read cycle end
JMP BACK
CLR IAR1
                     ; disable EEPROM read if no more read operations are required
CLR MP1H
MOV A, EED
                       ; move read data to register
MOV READ DATA, A
```

Note: For each read operation, the address register should be re-specified followed by setting the RD bit high to activate a read cycle even if the target address is consecutive.

### Writing Data to the EEPROM - polling method

```
MOV A, EEPROM ADRES
                          ; user defined address
MOV EEA, A
MOV A, EEPROM DATA
                          ; user defined data
MOV EED, A
MOV A, 040H
                          ; setup memory pointer MP1L
MOV MP1L, A
MOV A, 01H
                          ; setup memory pointer MP1H
MOV MP1H, A
                           ; MP1H & MP1L point to EEC register
CLR EMI
SET IAR1.3
                          ; set WREN bit, enable write operations
SET IAR1.2
                           ; start Write Cycle - set WR bit - executed immediately
                          ; after set WREN bit high
SET EMI
BACK:
SZ IAR1.2
                        ; check for write cycle end
JMP BACK
CLR MP1H
```

Rev. 1.20 39 November 20, 2019



# **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator selections and operation are selected through a combination of configuration options and relevant control registers.

#### **Oscillator Overview**

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupts. Two fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The high frequency oscillator provides higher performance but carries with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimise the performance/power ratio, a feature especially important in power sensitive portable applications.


| Туре                   | Name | Frequency  |
|------------------------|------|------------|
| Internal High Speed RC | HIRC | 8/12/16MHz |
| Internal Low Speed RC  | LIRC | 32kHz      |

**Oscillator Types** 

## **System Clock Configurations**

There are two methods of generating the system clock, a high speed oscillator and a low speed oscillator. The high speed oscillator is the internal 8/12/16MHz RC oscillator, known as the HIRC. The low speed oscillator is the internal 32kHz RC oscillator, known as the LIRC.

The frequency of the slow speed or high speed system clock is also determined using the CKS2~CKS0 bits in the SCC register. Note that two oscillator selections must be made namely one high speed and one low speed system oscillators. It is not possible to choose a no-oscillator selection for either the high or low speed oscillator.



Rev. 1.20 40 November 20, 2019



## Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has three fixed frequencies of 8MHz, 12MHz and 16MHz, which are selected using a configuration option. The HIRC1~HIRC0 bits in the HIRCC register must also be setup to match the selected configuration option frequency. Setting up these bits is necessary to ensure that the HIRC frequency accuracy specified in the A.C. Characteristics is achieved. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

## Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is the low frequency oscillator. It is a fully integrated RC oscillator with a typical frequency of 32kHz at full voltage range, requiring no external components for its implementation.

# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course, vice-versa, lower speed clocks reduce current consumption. As Holtek has provided the device with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


## **System Clocks**

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using configuration options and register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency  $f_H$  or low frequency  $f_{SUB}$  source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock can be sourced from the HIRC oscillator. The low speed system clock source can be sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_H/2\sim f_H/64$ .

Rev. 1.20 41 November 20, 2019





**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H/64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

## **System Operation Modes**

There are six different modes of operation for the microcontroller, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

| Operation | CPU       | F      | Register S | etting    | £                                  | £          | £                | f <sub>LIRC</sub> |
|-----------|-----------|--------|------------|-----------|------------------------------------|------------|------------------|-------------------|
| Mode      | CPU       | FHIDEN | FSIDEN     | CKS2~CKS0 | f <sub>sys</sub>                   | fн         | f <sub>SUB</sub> | TLIRC             |
| FAST      | On        | х      | х          | 000~110   | f <sub>H</sub> ~f <sub>H</sub> /64 | On         | On               | On                |
| SLOW      | On        | х      | х          | 111       | f <sub>SUB</sub>                   | On/Off (1) | On               | On                |
| IDI EO    | IDLE0 Off | 0      | 1          | 000~110   | Off                                | Off        | On               | On                |
| IDLEO     |           | 0      |            | 111       | On                                 | Oii        |                  |                   |
| IDLE1     | Off       | 1      | 1          | xxx       | On                                 | On         | On               | On                |
| IDLE2     | Off       | 1      | 0          | 000~110   | On                                 | On         | Off              | On                |
| IDLEZ     | Oii       | '      | U          | 111       | Off                                | OII        | Oii              | On                |
| SLEEP     | Off       | 0      | 0          | xxx       | Off                                | Off        | Off              | On/Off (2)        |

"x": Don't care

- Note: 1. The f<sub>H</sub> clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.
  - 2. The f<sub>LIRC</sub> clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

Rev. 1.20 42 November 20, 2019



#### **FAST Mode**

This is one of the main operating modes where the microcontroller has all of its functions operational and where the system clock is provided by one of the high speed oscillators. This mode operates allowing the microcontroller to operate normally with a clock source will come from HIRC oscillator. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontroller at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ . The  $f_{SUB}$  clock is derived from the LIRC oscillator.

#### **SLEEP Mode**

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bits are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock can continues to operate if the WDT function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

#### **IDLE2 Mode**

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

### **Control Registers**

The registers, SCC and HIRCC are used to control the system clock and the corresponding oscillator configurations.

| Register |      | Bit  |      |   |       |       |        |        |  |  |  |
|----------|------|------|------|---|-------|-------|--------|--------|--|--|--|
| Name     | 7    | 6    | 5    | 4 | 3     | 2     | 1      | 0      |  |  |  |
| SCC      | CKS2 | CKS1 | CKS0 | _ | _     | _     | FHIDEN | FSIDEN |  |  |  |
| HIRCC    | _    | _    | _    | _ | HIRC1 | HIRC0 | HIRCF  | HIRCEN |  |  |  |

**System Operating Mode Control Register List** 

Rev. 1.20 43 November 20, 2019



#### SCC Register

| Bit  | 7    | 6    | 5    | 4 | 3 | 2 | 1      | 0      |
|------|------|------|------|---|---|---|--------|--------|
| Name | CKS2 | CKS1 | CKS0 | _ | _ | _ | FHIDEN | FSIDEN |
| R/W  | R/W  | R/W  | R/W  | _ | _ | _ | R/W    | R/W    |
| POR  | 0    | 0    | 1    | _ | _ | _ | 0      | 0      |

Bit 7~5 CKS2~CKS0: System clock selection

 $\begin{array}{c} 000: \, f_H \\ 001: \, f_H/2 \\ 010: \, f_H/4 \\ 011: \, f_H/8 \\ 100: \, f_H/16 \\ 101: \, f_H/32 \\ 110: \, f_H/64 \\ 111: \, f_{SUB} \end{array}$ 

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_H$  or  $f_{SUB}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing an "HALT" instruction.

### HIRCC Register

| Bit  | 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0      |
|------|---|---|---|---|-------|-------|-------|--------|
| Name | _ | _ | _ | _ | HIRC1 | HIRC0 | HIRCF | HIRCEN |
| R/W  | _ | _ | _ | _ | R/W   | R/W   | R     | R/W    |
| POR  | _ | _ | _ | _ | 0     | 0     | 0     | 1      |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HIRC1~HIRC0: HIRC frequency selection

00: 8MHz 01: 12MHz 10: 16MHz 11: 8MHz

When the HIRC oscillator is enabled or the HIRC frequency selection is changed by application program, the clock frequency will automatically be changed after the HIRCF flag is set high.

It is recommended that the HIRC frequency selected by these two bits should be the same with the frequency determined by the configuration option to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set high to enable the HIRC oscillator or the HIRC frequency selection is changed by application program, the HIRCF bit will first be cleared to zero and then set high after the HIRC oscillator is stable.

Rev. 1.20 44 November 20, 2019




Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

## **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, Mode Switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while Mode Switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When an HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




## **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.






## **SLOW Mode to FAST Mode Switching**

In SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in SLOW mode and thus switched off, it will take some time to reoscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilization is specified in the System Start Up Time Characteristics.



Rev. 1.20 46 November 20, 2019



## **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be stopped and the application program will stop at the "HALT" instruction, but the f<sub>SUB</sub> clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

#### **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.20 47 November 20, 2019



- The  $f_H$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be setup as outputs or if setup as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are setup as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

## Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the SLEEP or IDLE mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be setup using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt

Rev. 1.20 48 November 20, 2019



is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{18}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

## **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the enable/disable and reset MCU operation.

### WDTC Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | WE4 | WE3 | WE2 | WE1 | WE0 | WS2 | WS1 | WS0 |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 1   | 0   | 1   | 0   | 0   | 1   | 1   |

### Bit 7~3 **WE4~WE0**: WDT function control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t<sub>SRESET</sub>, and the WRF bit in the RSTFC register will be set high.

## Bit 2~0 WS2~WS0: WDT time-out period selection

000:  $2^8/f_{LIRC}$ 001:  $2^{10}/f_{LIRC}$ 

 $010: \, 2^{12}/f_{LIRC} \\ 011: \, 2^{14}/f_{LIRC}$ 

 $100: 2^{15}/f_{LIRC}$ 

 $101: 2^{16}/f_{LIRC}$ 

110: 2<sup>17</sup>/f<sub>LIRC</sub>

111: 218/f<sub>LIRC</sub>

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the time-out period.



#### RSTFC Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2    | 1   | 0   |
|------|---|---|---|---|---|------|-----|-----|
| Name | _ | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W  | _ | _ | _ | _ | _ | R/W  | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | Х    | 0   | 0   |

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section

Bit 1 LRF: LVRC register software reset flag

Refer to the Low Voltage Reset section

Bit 0 WRF: WDTC register software reset flag

0: Not occurred1: Occurred

This bit is set high by the WDTC register software reset and cleared to 0 by the application program. Note that this bit can only be cleared to 0 by the application

program.

## **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.

| WE4~WE0 Bits    | WDT Function |
|-----------------|--------------|
| 10101B          | Disable      |
| 01010B          | Enable       |
| Any other value | Reset MCU    |

Watchdog Timer Enable/Disable Control


Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the STATUS register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC register software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction and the third is via a HALT instruction.

There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{18}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 8 seconds for the  $2^{18}$  division ratio, and a minimum timeout of 8ms for the  $2^{8}$  division ration.

Rev. 1.20 50 November 20, 2019





## Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontroller. In this case, internal circuitry will ensure that the microcontroller, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.


In addition to the power-on reset, another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold. Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

#### **Reset Functions**

There are several ways in which a microcontroller reset can occur, through events occurring internally:

### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontroller. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.




### Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. The LVR function is always enabled in FAST and SLOW Mode with a specific LVR voltage  $V_{LVR}$ . If

Rev. 1.20 51 November 20, 2019



the supply voltage of the device drops to within a range of  $0.9V\sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set to 1. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVR/LVD Electrical Characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. The actual  $V_{LVR}$  value can be selected by the LVS bits in the LVRC register. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time,  $t_{SRESET}$ . When this happens, the LRF bit in the RSTFC register will be set to 1. After power on the register will have the value of 01010101B. Note that the LVR function will be automatically disabled when the device enters the SLEEP or IDLE mode.



#### LVRC Register

| Bit  | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|------|
| Name | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 |
| R/W  |
| POR  | 0    | 1    | 0    | 1    | 0    | 1    | 0    | 1    |

Bit 7~0 LVS7~LVS0: LVR Voltage Select control

01010101: 2.1V 00110011: 2.55V 10011001: 3.15V 10101010: 3.8V

Any other value: Generates MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified by one of the four defined LVR voltage values above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than the four defined LVR values above, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time,  $t_{\text{SRESET}}$ . However in this situation the register contents will be reset to the POR value.

#### RSTFC Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2    | 1   | 0   |
|------|---|---|---|---|---|------|-----|-----|
| Name | _ | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W  | _ | _ | _ | _ | _ | R/W  | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | Х    | 0   | 0   |

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occur
1: Occurred

This bit is set to 1 when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to 0 by the application program.

Rev. 1.20 52 November 20, 2019



Bit 1 LRF: LVRC register software reset flag

0: Not occur 1: Occurred

This bit is set to 1 if the LVRC register contains any non-defined LVR voltage register values. This in effect acts like a software-reset function. This bit can only be cleared to


0 by the application program.

Bit 0 WRF: WDTC register software reset flag

Refer to the Watchdog Timer Control Register section

### **Watchdog Time-out Reset during Normal Operation**


The Watchdog time-out flag TO will be set to "1" when Watchdog time-out Reset during normal operation.



WDT Time-out Reset during Normal Operation Timing Chart

#### Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

## **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

| то | PDF | RESET Conditions                                       |
|----|-----|--------------------------------------------------------|
| 0  | 0   | Power-on reset                                         |
| u  | u   | LVR reset during FAST or SLOW Mode operation           |
| 1  | u   | WDT time-out reset during FAST or SLOW Mode operation  |
| 1  | 1   | WDT time-out reset during IDLE or SLEEP Mode operation |

"u": stands for unchanged

Rev. 1.20 53 November 20, 2019



The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

| Item               | Condition after Reset                            |
|--------------------|--------------------------------------------------|
| Program Counter    | Reset to zero                                    |
| Interrupts         | All interrupts will be disabled                  |
| WDT, Time Bases    | Clear after reset, WDT begins counting           |
| Timer Modules      | Timer Modules will be turned off                 |
| Input/Output Ports | I/O ports will be setup as inputs                |
| Stack Pointer      | Stack Pointer will point to the top of the stack |

The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers.

| Register | Power On Reset | LVR Reset<br>(Normal Operation) | WDT Time-out<br>(Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------|----------------|---------------------------------|------------------------------------|---------------------------|
| IAR0     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| MP0      | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| IAR1     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| MP1L     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| MP1H     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| ACC      | XXXX XXXX      | uuuu uuuu                       | uuuu uuuu                          | uuuu uuuu                 |
| PCL      | 0000 0000      | 0000 0000                       | 0000 0000                          | 0000 0000                 |
| TBLP     | XXXX XXXX      | uuuu uuuu                       | uuuu uuuu                          | uuuu uuuu                 |
| TBLH     | XXXX XXXX      | uuuu uuuu                       | uuuu uuuu                          | uuuu uuuu                 |
| ТВНР     | x x x x        | uuuu                            | uuuu                               | uuuu                      |
| STATUS   | xx00 xxxx      | uuuu uuuu                       | uu1u uuuu                          | uu11 uuuu                 |
| IAR2     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| MP2L     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| MP2H     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| RSTFC    | x00            | 1 u u                           | u u u                              | u u u                     |
| INTC0    | -000 0000      | -000 0000                       | -000 0000                          | -uuu uuuu                 |
| INTC1    | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| INTC2    | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| INTC3    | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| PA       | 1111 1111      | 1111 1111                       | 1111 1111                          | uuuu uuuu                 |
| PAC      | 1111 1111      | 1111 1111                       | 1111 1111                          | uuuu uuuu                 |
| PAPU     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| PAWU     | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |
| MFI      | 0000           | 0000                            | 0000                               | uuuu                      |
| WDTC     | 0101 0011      | 0101 0011                       | 0101 0011                          | uuuu uuuu                 |
| SCC      | 00100          | 00100                           | 00100                              | uuuuu                     |
| HIRCC    | 0001           | 0001                            | 0001                               | uuuu                      |
| LVDC     | 00 0000        | 00 0000                         | 00 0000                            | uu uuuu                   |
| LVRC     | 0101 0101      | uuuu uuuu                       | 0101 0101                          | uuuu uuuu                 |
| EEA      | -000 0000      | -000 0000                       | -000 0000                          | -uuu uuuu                 |
| EED      | 0000 0000      | 0000 0000                       | 0000 0000                          | uuuu uuuu                 |

Rev. 1.20 54 November 20, 2019



| Register             | Power On Reset | LVR Reset          | WDT Time-out       | WDT Time-out           |
|----------------------|----------------|--------------------|--------------------|------------------------|
|                      |                | (Normal Operation) | (Normal Operation) | (IDLE/SLEEP)           |
| SADOL                | x x x x        | x x x x            | xxxx               | uuuu<br>(ADRFS=0)      |
| _                    |                |                    |                    | uuuu uuuu<br>(ADRFS=1) |
| SADOLI               |                |                    |                    | uuuu uuuu<br>(ADRFS=0) |
| SADOH                | xxxx xxxx      | XXXX XXXX          | xxxx xxxx          | uuuu<br>(ADRFS=1)      |
| SADC0                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| SADC1                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| INTEG                | 0000           | 0000               | 0000               | uuuu                   |
| РВ                   | 1111 1111      | 1111 1111          | 1111 1111          | uuuu uuuu              |
| PBC                  | 1111 1111      | 1111 1111          | 1111 1111          | uuuu uuuu              |
| PBOM                 | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PC                   | 11             | 11                 | 11                 | u u                    |
| PCC                  | 11             | 11                 | 11                 | u u                    |
| PCOM                 | 00             | 0 0                | 0 0                | u u                    |
| PWRDET               | x 0            | u 0                | u 0                | u u                    |
| PBMOSC0              | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PBMOSC1              | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PCMOSC0              | 0000           | 0000               | 0000               | uuuu                   |
| TB0C                 | 0000           | 0000               | 0000               | uuuu                   |
| TB1C                 | 0000           | 0000               | 0000               | uuuu                   |
| PSCR                 | 00             | 00                 | 0 0                | u u                    |
| STMC0                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| STMC1                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| STMDL                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| STMDH                | 00             | 00                 | 0 0                | u u                    |
| STMAL                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| STMAH                | 00             | 0 0                | 0 0                | u u                    |
| PTMC0                | 0000 0         | 0000 0             | 0000 0             | uuuu u                 |
| PTMC1                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PTMDL                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PTMDH                | 0 0            | 0 0                | 0 0                | u u                    |
| PTMAL                | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PTMAH                | 00             | 0 0                | 0 0                | u u                    |
| PTMRPL               | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |
| PTMRPH               | 0 0            | 0 0                | 0 0                | u u                    |
| EEC                  | 0000           | 0000               | 0000               | uuuu                   |
| PD                   | 11 1111        | 11 1111            | 11 1111            | uu uuuu                |
| PDC                  | 11 1111        | 11 1111            | 11 1111            | uu uuuu                |
| PDPU                 | 00 0000        | 00 0000            | 00 0000            | uu uuuu                |
| SIMC0                | 1110 0000      | 1110 0000          | 1110 0000          | uuuu uuuu              |
| SIMC1 (UMD=0)        | 1000 0001      | 1000 0001          | 1000 0001          | uuuu uuuu              |
| UUCR1* (UMD=1)       | 0000 00x0      | 0000 00x0          | 0000 00x0          | uuuu uuuu              |
| SIMD/UTXR RXR        | xxxx xxxx      | xxxx xxxx          | xxxx xxxx          | uuuu uuuu              |
| SIMC2/SIMA/<br>UUCR2 | 0000 0000      | 0000 0000          | 0000 0000          | uuuu uuuu              |



| Register       | Power On Reset | LVR Reset (Normal Operation) | WDT Time-out (Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------------|----------------|------------------------------|---------------------------------|---------------------------|
| SIMTOC (UMD=0) | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| UBRG* (UMD=1)  | xxxx xxxx      | xxxx xxxx                    | xxxx xxxx                       | uuuu uuuu                 |
| UUSR           | 0000 1011      | 0000 1011                    | 0000 1011                       | uuuu uuuu                 |
| OVPC0          | 000000         | 000000                       | 000000                          | uuuuuu                    |
| OVPC1          | 0001 0000      | 0001 0000                    | 0001 0000                       | uuuu uuuu                 |
| OVPC2          | 0000           | 0000                         | 0000                            | uuuu                      |
| OVPDA          | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| SLEDC          | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| IFS0           | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| IFS1           | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| IFS2           | 0000           | 0000                         | 0000                            | u u u u                   |
| PAS0           | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| PAS1           | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| PDS0           | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| PDS1           | 0000           | 0000                         | 0000                            | u u u u                   |
| CTMC0          | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| CTMC1          | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| CTMDL          | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| CTMDH          | 0 0            | 0 0                          | 0 0                             | u u                       |
| CTMAL          | 0000 0000      | 0000 0000                    | 0000 0000                       | uuuu uuuu                 |
| СТМАН          | 0 0            | 0 0                          | 0 0                             | u u                       |
| PBS1           | 00             | 00                           | 00                              | u u                       |
| PCS0           | 0000           | 0000                         | 0000                            | uuuu                      |

Note: "u" stands for unchanged

Rev. 1.20 56 November 20, 2019

<sup>&</sup>quot;x" stands for unknown

<sup>&</sup>quot;-" stands for unimplemented

<sup>&</sup>quot;\*": The UUCR1 and SIMC1 registers share the same memory address while the UBRG and SIMTOC registers share the same memory address. The default value of the UUCR1 or UBRG register can be obtained when the UMD bit is set high by application program after a reset.



# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA and PD. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

| Register | Bit   |       |       |       |       |       |       |       |  |
|----------|-------|-------|-------|-------|-------|-------|-------|-------|--|
| Name     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |
| PA       | PA7   | PA6   | PA5   | PA4   | PA3   | PA2   | PA1   | PA0   |  |
| PAC      | PAC7  | PAC6  | PAC5  | PAC4  | PAC3  | PAC2  | PAC1  | PAC0  |  |
| PAPU     | PAPU7 | PAPU6 | PAPU5 | PAPU4 | PAPU3 | PAPU2 | PAPU1 | PAPU0 |  |
| PAWU     | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |  |
| PD       | _     | _     | PD5   | PD4   | PD3   | PD2   | PD1   | PD0   |  |
| PDC      | _     | _     | PDC5  | PDC4  | PDC3  | PDC2  | PDC1  | PDC0  |  |
| PDPU     | _     | _     | PDPU5 | PDPU4 | PDPU3 | PDPU2 | PDPU1 | PDPU0 |  |

"—": Unimplemented, read as "0"

I/O Logic Function Register List

## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using registers, namely PAPU and PDPU, and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

### PxPU Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PxPU7 | PxPU6 | PxPU5 | PxPU4 | PxPU3 | PxPU2 | PxPU1 | PxPU0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

PxPUn: I/O Port x Pin pull-high function control

0: Disable 1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A or D. However, the actual available bits for each I/O Port may be different.



## Port A Wake-up

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

#### • PAWU Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~0 PAWU7~PAWU0: PA7~PA0 wake-up function control

0: Disable 1: Enable

### I/O Port Control Registers

Each I/O port has its own control register known as PAC and PDC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be setup as a CMOS output. If the pin is currently setup as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

#### PxC Register

| Bit  | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|------|
| Name | PxC7 | PxC6 | PxC5 | PxC4 | PxC3 | PxC2 | PxC1 | PxC0 |
| R/W  |
| POR  | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

PxCn: I/O Port x Pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A or D. However, the actual available bits for each I/O Port may be different.

# I/O Port Source Current Control

The device supports different source current driving capability for each I/O port. With the corresponding selection register, SLEDC, each I/O port can support four levels of the source current driving capability. Users should refer to the Input/Output Characteristics section to select the desired source current for different applications.

Rev. 1.20 58 November 20, 2019



#### SLEDC Register

| Bit  | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | SLEDC7 | SLEDC6 | SLEDC5 | SLEDC4 | SLEDC3 | SLEDC2 | SLEDC1 | SLEDC0 |
| R/W  | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

Bit 7~6 **SLEDC7~SLEDC6**: PD5~PD4 source current selection

00: Level 0 (Min.)

01: Level 1

10: Level 2

11: Level 3 (Max.)

Bit 5~4 SLEDC5~SLEDC4: PD3~PD0 source current selection

00: Level 0 (Min.)

01: Level 1

10: Level 2

11: Level 3 (Max.)

Bit 3~2 SLEDC3~SLEDC2: PA7~PA4 source current selection

00: Level 0 (Min.)

01: Level 1

10: Level 2

11: Level 3 (Max.)

Bit 1~0 SLEDC1~SLEDC0: PA3~PA0 source current selection

00: Level 0 (Min.)

01: Level 1

10: Level 2

11: Level 3 (Max.)

#### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes Port "x" Output Function Selection register "n", labeled as PxSn, and Input Function Selection register "i", labeled as IFSi, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for some digital input pins, such as INTn, xTCK, xTPI, etc, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bit fields. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be setup as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function



should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

| Register |       | Bit   |       |       |       |       |       |       |  |  |
|----------|-------|-------|-------|-------|-------|-------|-------|-------|--|--|
| Name     | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |  |  |
| PAS0     | PAS07 | PAS06 | PAS05 | PAS04 | PAS03 | PAS02 | PAS01 | PAS00 |  |  |
| PAS1     | PAS17 | PAS16 | PAS15 | PAS14 | PAS13 | PAS12 | PAS11 | PAS10 |  |  |
| PBS1     | _     | _     | _     | _     | PBS13 | PBS12 | _     | _     |  |  |
| PCS0     | _     | _     | _     | _     | PCS03 | PCS02 | PCS01 | PCS00 |  |  |
| PDS0     | PDS07 | PDS06 | PDS05 | PDS04 | PDS03 | PDS02 | PDS01 | PDS00 |  |  |
| PDS1     | _     | _     | _     | _     | PDS13 | PDS12 | PDS11 | PDS10 |  |  |
| IFS0     | IFS07 | IFS06 | IFS05 | IFS04 | IFS03 | IFS02 | IFS01 | IFS00 |  |  |
| IFS1     | IFS17 | IFS16 | IFS15 | IFS14 | IFS13 | IFS12 | IFS11 | IFS10 |  |  |
| IFS2     | _     | _     | _     | _     | IFS23 | IFS22 | IFS21 | IFS20 |  |  |

Pin-shared Function Selection Register List

### • PAS0 Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAS07 | PAS06 | PAS05 | PAS04 | PAS03 | PAS02 | PAS01 | PAS00 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 PAS07~PAS06: PA3 Pin-Shared function selection

00: PA3/INT1/PTPI

01: <u>OVPI1</u> 10: <u>SCS</u> 11: AN1

Bit 5~4 PAS05~PAS04: PA2 Pin-Shared function selection

00: PA2

01: SDI/SDA/RX

10: PA2 11: PA2

Bit 3~2 PAS03~PAS02: PA1 Pin-Shared function selection

00: PA1/INT0/STPI 01: SCK/SCL

10: AN0 11: OVPI0

Bit 1~0 PAS01~PAS00: PA0 Pin-Shared function selection

00: PA0 01: SDO/TX 10: SCK/SCL 11: PA0

Rev. 1.20 60 November 20, 2019



### PAS1 Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAS17 | PAS16 | PAS15 | PAS14 | PAS13 | PAS12 | PAS11 | PAS10 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 PAS17~PAS16: PA7 Pin-Shared function selection

00: PA7/PTPI 01: SDO/TX 10: PTP 11: AN7

Bit 5~4 PAS15~PAS14: PA6 Pin-Shared function selection

00: PA6/INT1 01: SDI/SDA/RX 10: STP 11: AN6

Bit 3~2 PAS13~PAS12: PA5 Pin-Shared function selection

00: PA5/INT0 01: SCK/SCL 10: STPB 11: AN5

Bit 1~0 PAS11~PAS10: PA4 Pin-Shared function selection

00: PA4/CTCK/STCK/PTCK

01: SDI/SDA/RX 10: VREF 11: AN4

## • PBS1 Register

| Bit  | 7 | 6 | 5 | 4 | 3     | 2     | 1 | 0 |
|------|---|---|---|---|-------|-------|---|---|
| Name | _ | _ | _ | _ | PBS13 | PBS12 | _ | _ |
| R/W  | _ | _ | _ | _ | R/W   | R/W   | _ | _ |
| POR  | _ | _ | _ | _ | 0     | 0     | _ | _ |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PBS13~PBS12**: PB5 Pin-Shared function selection

00: PB5 01: CTP 10: PB5 11: PB5

Bit 1~0 Unimplemented, read as "0"



### PCS0 Register

| Bit  | 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|------|---|---|---|---|-------|-------|-------|-------|
| Name | _ | _ | _ | _ | PCS03 | PCS02 | PCS01 | PCS00 |
| R/W  | _ | _ | _ | _ | R/W   | R/W   | R/W   | R/W   |
| POR  | _ | _ | _ | _ | 0     | 0     | 0     | 0     |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 PCS03~PCS02: PC1 Pin-Shared function selection

00: PC1 01: PTP 10: PC1

11: PC1

Bit 1~0 PCS01~PCS00: PC0 Pin-Shared function selection

00: PC0 01: STP 10: PC0 11: PC0

## • PDS0 Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PDS07 | PDS06 | PDS05 | PDS04 | PDS03 | PDS02 | PDS01 | PDS00 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 PDS07~PDS06: PD3 Pin-Shared function selection

00: PD3/CTCK 01: OVPINT 10: PD3/CTCK 11: PD3/CTCK

Bit 5~4 **PDS05~PDS04**: PD2 Pin-Shared function selection

00: PD2 01: CTP 10: PD2 11: PD2

Bit 3~2 **PDS03~PDS02**: PD1 Pin-Shared function selection

00: PD1/STCK/PTCK

01: SDO/TX 10: AN3

11: PD1/STCK/PTCK

Bit 1~0 **PDS01~PDS00**: PD0 Pin-Shared function selection

00: PD0/STPI 01: SCS 10: AN2 11: PD0/STPI

Rev. 1.20 62 November 20, 2019



### PDS1 Register

| Bit  | 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|------|---|---|---|---|-------|-------|-------|-------|
| Name | _ | _ | _ | _ | PDS13 | PDS12 | PDS11 | PDS10 |
| R/W  | _ | _ | _ | _ | R/W   | R/W   | R/W   | R/W   |
| POR  | _ | _ | _ | _ | 0     | 0     | 0     | 0     |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **PDS13~PDS12**: PD5 Pin-Shared function selection

00: PD5

01: OVPCOUT

10: PTP

11: PD5

Bit 1~0 PDS11~PDS10: PD4 Pin-Shared function selection

00: PD4

01: CTPB

10: PTPB

11: PD4

## • IFS0 Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | IFS07 | IFS06 | IFS05 | IFS04 | IFS03 | IFS02 | IFS01 | IFS00 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 IFS07~IFS06: PTCK input source pin selection

00: PD1

01: PD1

10: PA4

11: PA4

Bit 5~4 IFS05~IFS04: SDI/SDA/RX input source pin selection

00: PA2

01: PA2

10: PA6

11: PA4

Bit 3~2 IFS03~IFS02: SCK/SCL input source pin selection

00: PA1

01: PA1

10: PA0

11: PA5

Bit 1~0 IFS01~IFS00: SCS input source pin selection

00: PA3

01: PA3

10: PD0

11: PD0



## • IFS1 Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | IFS17 | IFS16 | IFS15 | IFS14 | IFS13 | IFS12 | IFS11 | IFS10 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 IFS17~IFS16: STCK input source pin selection

00: PD1

01: PD1

10: PA4

11: PA4

Bit 5~4 IFS15~IFS14: STPI input source pin selection

00: PA1

01: PA1

10: PD0 11: PD0

Bit 3~2 IFS13~IFS12: INT1 input source pin selection

00: PA3

01: PA3

10: PA6

11: PA6

Bit 1~0 IFS11~IFS10: INT0 input source pin selection

00: PA1

01: PA1

10: PA5

11: PA5

## • IFS2 Register

| Bit  | 7 | 6 | 5 | 4 | 3     | 2     | 1     | 0     |
|------|---|---|---|---|-------|-------|-------|-------|
| Name | _ | _ | _ | _ | IFS23 | IFS22 | IFS21 | IFS20 |
| R/W  | _ | _ | _ | _ | R/W   | R/W   | R/W   | R/W   |
| POR  | _ | _ | _ | _ | 0     | 0     | 0     | 0     |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 IFS23~IFS22: CTCK input source pin selection

00: PD3

01: PD3

10: PA4

11: PA4

Bit 1~0 IFS21~IFS20: PTPI input source pin selection

00: PA3

01: PA3

10: PA7


11: PA7

Rev. 1.20 64 November 20, 2019



### I/O Pin Structures

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



# **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to setup some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.

Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be setup to have this function.



## **Timer Modules - TM**

One of the most fundamental functions in any microcontroller device is the ability to control and measure time. To implement time related functions, the device includes several Timer Modules, abbreviated to the name TM. The TMs are multi-purpose timing units and serve to provide operations such as Timer/Counter, Input Capture, Compare Match Output and Single Pulse Output as well as being the functional unit for the generation of PWM signals. Each of the TMs has two individual interrupts. The addition of input and output pins for each TM ensures that users are provided with timing units with a wide and flexible range of features.

The common features of the different TM types are described here with more detailed information provided in the individual Compact, Standard and Periodic Type TM sections.

### Introduction

The device contains three TMs and each individual TM can be categorised as a certain type, namely Compact Type TM, Standard Type TM or Periodic Type TM. Although similar in nature, the different TM types vary in their feature complexity. The common features to all of the Compact, Standard and Periodic Type TMs will be described in this section. The detailed operation regarding each of the TM types will be described in separate sections. The main features and differences between the three TM types are summarised in the accompanying table.

| Function                     | СТМ            | STM            | PTM            |
|------------------------------|----------------|----------------|----------------|
| Timer/Counter                | √              | √              | √              |
| Input Capture                | _              | V              | √              |
| Compare Match Output         | √              | $\checkmark$   | √              |
| PWM Output                   | √              | V              | √              |
| Single Pulse Output          | _              | √              | √              |
| PWM Alignment                | Edge           | Edge           | Edge           |
| PWM Adjustment Period & Duty | Duty or Period | Duty or Period | Duty or Period |

**TM Function Summary** 

| СТМ        | STM        | PTM        |
|------------|------------|------------|
| 10-bit CTM | 10-bit STM | 10-bit PTM |

TM Name/Type Reference

### **TM Operation**

The different types of TM offer a diverse range of functions, from simple timing operations to PWM signal generation. The key to understanding how the TM operates is to see it in terms of a free running counter whose value is then compared with the value of pre-programmed internal comparators. When the free running counter has the same value as the pre-programmed comparator, known as a compare match situation, a TM interrupt signal will be generated which can clear the counter and perhaps also change the condition of the TM output pin. The internal TM counter is driven by a user selectable clock source, which can be an internal clock or an external pin.

#### **TM Clock Source**

The clock source which drives the main counter in each TM can originate from various sources. The selection of the required clock source is implemented using the xTCK2~xTCK0 bits in the xTM control registers, where "x" stands for C, S or P type TM. The clock source can be a ratio of the system clock f<sub>SYS</sub> or the internal high clock f<sub>H</sub>, the f<sub>SUB</sub> clock source or the external xTCK pin. The xTCK pin clock source is used to allow an external signal to drive the TM as an external clock source or for event counting.

Rev. 1.20 66 November 20, 2019



## **TM Interrupts**

The Compact, Standard and Periodic type TMs each have two internal interrupts, one for each of the internal comparator A or comparator P, which generate a TM interrupt when a compare match condition occurs. When a TM interrupt is generated it can be used to clear the counter and also to change the state of the TM output pin.

#### **TM External Pins**

Each of the TMs, irrespective of what type, has one TM input pin, with the label xTCK. The TM input pin, xTCK, is essentially a clock source for the TM and is selected using the xTCK2~xTCK0 bits in the xTMC0 register. This xTCK input pin allows an external clock source to drive the internal TM. The xTCK pin can be chosen to have either a rising or falling active edge. The STCK/PTCK pin is also used as the external trigger input pin in single pulse output mode for the STM/PTM.


The other xTM input pin, STPI or PTPI pin, is the capture input pin whose active edge can be a rising edge, a falling edge or both rising and falling edges. The active edge transition type is selected using the xTIO1~xTIO0 bits in the xTMC1 register. For the PTM, there is another capture input, PTCK, for PTM capture input mode, which can be used as the external trigger input source except for the PTPI pin.

The TMs each has two output pins, named xTP and xTPB. The xTPB pin outputs the inverted signal of the xTP. When the TM is in the Compare Match Output Mode, these pins can be controlled by the TM to switch to a high or low level or to toggle when a compare match situation occurs. The external xTP and xTPB output pin is also the pin where the TM generates the PWM output waveform.

As the TM input or output pins are pin-shared with other functions, the TM external pin function must first be setup using registers. The corresponding bits in the Pin-shared Function Selection Registers determines if its associated pin is to be used as an external TM pin or if it is to have another function. The details of the pin-shared function selection are described in the pin-shared function section.

| Cl    | ГМ        | ST           | ГМ        | PTM        |           |  |
|-------|-----------|--------------|-----------|------------|-----------|--|
| Input | Output    | Input Output |           | Input      | Output    |  |
| СТСК  | СТР, СТРВ | STCK, STPI   | STP, STPB | PTCK, PTPI | PTP, PTPB |  |


TM External Pins




**CTM Function Pin Block Diagram** 

Rev. 1.20 67 November 20, 2019





**STM Function Pin Block Diagram** 




**PTM Function Pin Block Diagram** 

## **Programming Considerations**

The TM Counter Registers and the Capture/Compare CCRA and CCRP registers, all have a low and high byte structure. The high bytes can be directly accessed, but as the low bytes can only be accessed via an internal 8-bit buffer, reading or writing to these register pairs must be carried out in a specific way. The important point to note is that data transfer to and from the 8-bit buffer and its related low byte only takes place when a write or read operation to its corresponding high byte is executed.

As the CCRA and CCRP registers are implemented in the way shown in the following diagram and accessing these register pairs is carried out in a specific way as described above, it is recommended to use the "MOV" instruction to access the CCRA and CCRP low byte registers, named xTMAL and PTMRPL, using the following access procedures. Accessing the CCRA or CCRP low byte registers without following these access procedures will result in unpredictable values.



The following steps show the read and write procedures:

- · Writing Data to CCRA or PTM CCRP
  - Step 1. Write data to Low Byte xTMAL or PTMRPL
    - Note that here data is only written to the 8-bit buffer.


Rev. 1.20 68 November 20, 2019



- Step 2. Write data to High Byte xTMAH or PTMRPH
  - Here data is written directly to the high byte registers and simultaneously data is latched from the 8-bit buffer to the Low Byte registers.
- · Reading Data from the Counter Registers and CCRA or PTM CCRP
  - Step 1. Read data from the High Byte xTMDH, xTMAH or PTMRPH
    - Here data is read directly from the High Byte registers and simultaneously data is latched from the Low Byte register into the 8-bit buffer.
  - Step 2. Read data from the Low Byte xTMDL, xTMAL or PTMRPL
    - This step reads data from the 8-bit buffer.

# Compact Type TM - CTM

Although the simplest form of the three TM types, the Compact Type TM still contains three operating modes, which are Compare Match Output, Timer/Event Counter and PWM Output modes. The Compact Type TM can also be controlled with an external input pin and can drive two external output pins.



Note: CTPB is the inverse signal of CTP.

**Compact Type TM Block Diagram** 

## **Compact Type TM Operation**

At its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP is three bits wide whose value is compared with the highest three bits in the counter while the CCRA is the ten bits and therefore compares with all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the CTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a CTM interrupt signal will also usually be generated. The Compact Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

Rev. 1.20 69 November 20, 2019



## **Compact Type TM Register Description**

Overall operation of each Compact Type TM is controlled using several registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as the three CCRP bits.

| Register |       | Bit   |       |       |      |       |       |        |  |  |  |  |
|----------|-------|-------|-------|-------|------|-------|-------|--------|--|--|--|--|
| Name     | 7     | 6     | 5     | 4     | 3    | 2     | 1     | 0      |  |  |  |  |
| CTMC0    | CTPAU | CTCK2 | CTCK1 | CTCK0 | CTON | CTRP2 | CTRP1 | CTRP0  |  |  |  |  |
| CTMC1    | CTM1  | CTM0  | CTIO1 | CTIO0 | CTOC | CTPOL | CTDPX | CTCCLR |  |  |  |  |
| CTMDL    | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |  |  |  |  |
| CTMDH    | _     | _     | _     | _     | _    | _     | D9    | D8     |  |  |  |  |
| CTMAL    | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |  |  |  |  |
| СТМАН    | _     | _     | _     | _     | _    | _     | D9    | D8     |  |  |  |  |

10-bit Compact Type TM Register List

#### CTMC0 Register

| Bit  | 7     | 6     | 5     | 4     | 3    | 2     | 1     | 0     |
|------|-------|-------|-------|-------|------|-------|-------|-------|
| Name | CTPAU | CTCK2 | CTCK1 | CTCK0 | CTON | CTRP2 | CTRP1 | CTRP0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0    | 0     | 0     | 0     |

Bit 7 CTPAU: CTM Counter Pause Control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the CTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

### Bit 6~4 CTCK2~CTCK0: Select CTM Counter clock

 $\begin{array}{c} 000: \, f_{SYS}/4 \\ 001: \, f_{SYS} \\ 010: \, f_{H}/16 \\ 011: \, f_{H}/64 \\ 100: \, f_{SUB} \\ 101: \, f_{SUB} \end{array}$ 

110: CTCK rising edge clock 111: CTCK falling edge clock

These three bits are used to select the clock source for the CTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

## Bit 3 CTON: CTM Counter On/Off Control

0: Off 1: On

This bit controls the overall on/off function of the CTM. Setting the bit high enables the counter to run, clearing the bit disables the CTM. Clearing this bit to zero will stop the counter from counting and turn off the CTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again.

Rev. 1.20 70 November 20, 2019



If the CTM is in the Compare Match Output Mode or the PWM Output Mode then the CTM output pin will be reset to its initial condition, as specified by the CTOC bit, when the CTON bit changes from low to high.

Bit 2~0 CTRP2~CTRP0: CTM CCRP 3-bit register, compared with the CTM Counter bit 9~bit 7

Comparator P Match Period

000: 1024 CTM clocks 001: 128 CTM clocks 010: 256 CTM clocks 011: 384 CTM clocks 100: 512 CTM clocks 101: 640 CTM clocks 110: 768 CTM clocks

111: 896 CTM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the CTCCLR bit is set to zero. Setting the CTCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

#### CTMC1 Register

| Bit  | 7    | 6    | 5     | 4     | 3    | 2     | 1     | 0      |
|------|------|------|-------|-------|------|-------|-------|--------|
| Name | CTM1 | CTM0 | CTIO1 | CTIO0 | CTOC | CTPOL | CTDPX | CTCCLR |
| R/W  | R/W  | R/W  | R/W   | R/W   | R/W  | R/W   | R/W   | R/W    |
| POR  | 0    | 0    | 0     | 0     | 0    | 0     | 0     | 0      |

#### Bit 7~6 CTM1~CTM0: Select CTM Operating Mode

00: Compare Match Output Mode

01: Undefined

10: PWM Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the CTM. To ensure reliable operation the CTM should be switched off before any changes are made to the CTM1 and CTM0 bits. In the Timer/Counter Mode, the CTM output pin state is undefined.

## Bit 5~4 CTIO1~CTIO0: Select CTM external pin (CTP) function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Undefined

Timer/counter Mode

Unused

These two bits are used to determine how the CTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the CTM is running.

In the Compare Match Output Mode, the CTIO1~CTIO0 bits determine how the CTM output pin changes state when a compare match occurs from the Comparator A. The



CTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the CTIO1~CTIO0 bits are both zero, then no change will take place on the output. The initial value of the CTM output pin should be setup using the CTOC bit. Note that the output level requested by the CTIO1~CTIO0 bits must be different from the initial value setup using the CTOC bit otherwise no change will occur on the CTM output pin when a compare match occurs. After the CTM output pin changes state it can be reset to its initial level by changing the level of the CTON bit from low to high.

In the PWM Output Mode, the CTIO1 and CTIO0 bits determine how the CTM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to change the values of the CTIO1 and CTIO0 bits only after the CTM has been switched off. Unpredictable PWM outputs will occur if the CTIO1 and CTIO0 bits are changed when the CTM is running.

Bit 3 CTOC: CTM CTP Output control bit

Compare Match Output Mode

0: Initial low

1: Initial high

PWM Output Mode

0: Active low

1: Active high

This is the output control bit for the CTM output pin. Its operation depends upon whether CTM is being used in the Compare Match Output Mode or in the PWM Output Mode. It has no effect if the CTM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the CTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low.

Bit 2 CTPOL: CTM CTP Output polarity Control

0: Non-invert

1: Invert

This bit controls the polarity of the CTM output pins. When the bit is set high the CTM output pins will be inverted and not inverted when the bit is zero. It has no effect if the CTM is in the Timer/Counter Mode.

Bit 1 CTDPX: CTM PWM period/duty Control

0: CCRP - period; CCRA - duty

1: CCRP – duty; CCRA – period

This bit, determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 CTCCLR: CTM Counter clear condition selection

0: CTM Comparatror P match

1: CTM Comparatror A match

This bit is used to select the method which clears the counter. Remember that the Compact Type TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the CTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The CTCCLR bit is not used in the PWM Output Mode.

Rev. 1.20 72 November 20, 2019



# • CTMDL Register

| Bit  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W  | R  | R  | R  | R  | R  | R  | R  | R  |
| POR  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Bit 7~0 **D7~D0**: CTM Counter Low Byte Register bit 7~bit 0 CTM 10-bit Counter bit 7~bit 0

# • CTMDH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1  | 0  |
|------|---|---|---|---|---|---|----|----|
| Name | _ | _ | _ | _ | _ | _ | D9 | D8 |
| R/W  | _ | _ | _ | _ | _ | _ | R  | R  |
| POR  | _ | _ | _ | _ | _ | _ | 0  | 0  |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM Counter High Byte Register bit 1~bit 0 CTM 10-bit Counter bit 9~bit 8

# • CTMAL Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit 7~0 **D7~D0**: CTM CCRA Low Byte Register bit 7~bit 0 CTM 10-bit CCRA bit 7~bit 0

# • CTMAH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|------|---|---|---|---|---|---|-----|-----|
| Name | _ | _ | _ | _ | _ | _ | D9  | D8  |
| R/W  | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | _ | 0   | 0   |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: CTM CCRA High Byte Register bit 1~bit 0

CTM 10-bit CCRA bit 9~bit 8



## **Compact Type TM Operating Modes**

The Compact Type TM can operate in one of three operating modes, Compare Match Output Mode, PWM Output Mode or Timer/Counter Mode. The operating mode is selected using the CTM1 and CTM0 bits in the CTMC1 register.

#### **Compare Match Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the CTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both CTMAF and CTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the CTCCLR bit in the CTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the CTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when CTCCLR is high no CTMPF interrupt request flag will be generated.

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the CTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the CTM output pin, will change state. The CTM output pin condition however only changes state when a CTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The CTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the CTM output pin. The way in which the CTM output pin changes state are determined by the condition of the CTIO1 and CTIO0 bits in the CTMC1 register. The CTM output pin can be selected using the CTIO1 and CTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the CTM output pin, which is setup after the CTON bit changes from low to high, is setup using the CTOC bit. Note that if the CTIO1 and CTIO0 bits are zero then no pin change will take place.

Rev. 1.20 74 November 20, 2019






Compare Match Output Mode - CTCCLR=0

Note: 1. With CTCCLR=0, a Comparator P match will clear the counter

- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON bit rising edge





Compare Match Output Mode - CTCCLR=1

Note: 1. With CTCCLR=1, a Comparator A match will clear the counter

- 2. The CTM output pin controlled only by the CTMAF flag
- 3. The output pin reset to initial state by a CTON rising edge
- 4. The CTMPF flags is not generated when CTCCLR=1

Rev. 1.20 76 November 20, 2019



#### **Timer/Counter Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the CTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the CTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits CTM1 and CTM0 in the CTMC1 register should be set to 10 respectively. The PWM function within the CTM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the CTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the CTCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the CTDPX bit in the CTMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The CTOC bit In the CTMC1 register is used to select the required polarity of the PWM waveform while the two CTIO1 and CTIO0 bits are used to enable the PWM output or to force the CTM output pin to a fixed high or low level. The CTPOL bit is used to reverse the polarity of the PWM output waveform.

# • 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=0

| CCRP   | 1~7      | 0    |
|--------|----------|------|
| Period | CCRP×128 | 1024 |
| Duty   | CC       | RA   |

If f<sub>SYS</sub>=8MHz, CTM clock source is f<sub>SYS</sub>/4, CCRP=2 and CCRA=128,

The CTM PWM output frequency= $(f_{SYS}/4)/(2\times128)=f_{SYS}/1024=7.8125$ kHz, duty= $128/(2\times128)=50\%$ . If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


#### 10-bit CTM, PWM Output Mode, Edge-aligned Mode, CTDPX=1

| CCRP   | 1~7 0    |      |  |  |  |
|--------|----------|------|--|--|--|
| Period | CCRA     |      |  |  |  |
| Duty   | CCRP×128 | 1024 |  |  |  |

The PWM output period is determined by the CCRA register value together with the CTM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.20 77 November 20, 2019






Note: 1. Here CTDPX=0 - Counter cleared by CCRP

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues running even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation

Rev. 1.20 78 November 20, 2019





# PWM Output Mode - CTDPX=1


Note: 1. Here CTDPX=1 - Counter cleared by CCRA

- 2. A counter clear sets PWM Period
- 3. The internal PWM function continues even when CTIO[1:0]=00 or 01
- 4. The CTCCLR bit has no influence on PWM operation



# Standard Type TM - STM

The Standard Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Standard Type TM can be controlled with two external input pins and can drive two external output pins.



Note: STPB is the inverse signal of STP.

Standard Type TM Block Diagram

# **Standard Type TM Operation**

The size of Standard Type TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP comparator is 3-bit wide whose value is compared with the highest 3 bits in the counter while the CCRA is the 10 bits and therefore compares all counter bits.

The only way of changing the value of the 10-bit counter using the application program, is to clear the counter by changing the STON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a STM interrupt signal will also usually be generated. The Standard Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

## **Standard Type TM Register Description**

Overall operation of the Standard Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while a read/write register pair exists to store the internal 10-bit CCRA value. The remaining two registers are control registers which setup the different operating and control modes as well as three CCRP bits.

Rev. 1.20 80 November 20, 2019



| Register | Bit   |       |       |       |      |       |       |        |  |  |
|----------|-------|-------|-------|-------|------|-------|-------|--------|--|--|
| Name     | 7     | 6     | 5     | 4     | 3    | 2     | 1     | 0      |  |  |
| STMC0    | STPAU | STCK2 | STCK1 | STCK0 | STON | STRP2 | STRP1 | STRP0  |  |  |
| STMC1    | STM1  | STM0  | STIO1 | STIO0 | STOC | STPOL | STDPX | STCCLR |  |  |
| STMDL    | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |  |  |
| STMDH    | _     | _     | _     | _     | _    | _     | D9    | D8     |  |  |
| STMAL    | D7    | D6    | D5    | D4    | D3   | D2    | D1    | D0     |  |  |
| STMAH    | _     | _     | _     | _     | _    | _     | D9    | D8     |  |  |

10-bit Standard Type TM Register List

### STMC0 Register

| Bit  | 7     | 6     | 5     | 4     | 3    | 2     | 1     | 0     |
|------|-------|-------|-------|-------|------|-------|-------|-------|
| Name | STPAU | STCK2 | STCK1 | STCK0 | STON | STRP2 | STRP1 | STRP0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0    | 0     | 0     | 0     |

Bit 7 STPAU: STM Counter Pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the STM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

#### Bit 6~4 STCK2~STCK0: Select STM Counter clock

 $\begin{array}{c} 000: \ f_{SYS}/4 \\ 001: \ f_{SYS} \\ 010: \ f_{H}/16 \\ 011: \ f_{H}/64 \\ 100: \ f_{SUB} \\ 101: \ f_{SUB} \end{array}$ 

110: STCK rising edge clock111: STCK falling edge clock

These three bits are used to select the clock source for the STM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

#### Bit 3 STON: STM Counter On/Off control

0: Off 1: On

This bit controls the overall on/off function of the STM. Setting the bit high enables the counter to run while clearing the bit disables the STM. Clearing this bit to zero will stop the counter from counting and turn off the STM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the STM is in the Compare Match Output Mode, PWM Output Mode or Single Pulse Output Mode then the STM output pin will be reset to its initial condition, as specified by the STOC bit, when the STON bit changes from low to high.

Rev. 1.20 81 November 20, 2019



Bit 2~0 STRP2~STRP0: STM CCRP 3-bit register, compared with the STM counter bit 9~bit 7

Comparator P Match Period

000: 1024 STM clocks 001: 128 STM clocks 010: 256 STM clocks 011: 384 STM clocks 100: 512 STM clocks 101: 640 STM clocks 110: 768 STM clocks

111: 896 STM clocks

These three bits are used to setup the value on the internal CCRP 3-bit register, which are then compared with the internal counter's highest three bits. The result of this comparison can be selected to clear the internal counter if the STCCLR bit is set to zero. Setting the STCCLR bit to zero ensures that a compare match with the CCRP values will reset the internal counter. As the CCRP bits are only compared with the highest three counter bits, the compare values exist in 128 clock cycle multiples. Clearing all three bits to zero is in effect allowing the counter to overflow at its maximum value.

### STMC1 Register

| Bit  | 7    | 6    | 5     | 4     | 3    | 2     | 1     | 0      |
|------|------|------|-------|-------|------|-------|-------|--------|
| Name | STM1 | STM0 | STIO1 | STIO0 | STOC | STPOL | STDPX | STCCLR |
| R/W  | R/W  | R/W  | R/W   | R/W   | R/W  | R/W   | R/W   | R/W    |
| POR  | 0    | 0    | 0     | 0     | 0    | 0     | 0     | 0      |

Bit 7~6 STM1~STM0: Select STM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the STM. To ensure reliable operation the STM should be switched off before any changes are made to the STM1 and STM0 bits. In the Timer/Counter Mode, the STM output pin state is undefined.

# Bit 5~4 STIO1~STIO0: Select STM external pin (STP or STPI) function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of STPI

01: Input capture at falling edge of STPI

10: Input capture at rising/falling edge of STPI

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the STM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the STM is running.

Rev. 1.20 82 November 20, 2019



In the Compare Match Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a compare match occurs from the Comparator A. The STM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the STM output pin should be setup using the STOC bit in the STMC1 register. Note that the output level requested by the STIO1 and STIO0 bits must be different from the initial value setup using the STOC bit otherwise no change will occur on the STM output pin when a compare match occurs. After the STM output pin changes state, it can be reset to its initial level by changing the level of the STON bit from low to high.

In the PWM Output Mode, the STIO1 and STIO0 bits determine how the STM output pin changes state when a certain compare match condition occurs. The PWM output function is modified by changing these two bits. It is necessary to only change the values of the STIO1 and STIO0 bits only after the STM has been switched off. Unpredictable PWM outputs will occur if the STIO1 and STIO0 bits are changed when the STM is running.

Bit 3 STOC: STM STP Output control

Compare Match Output Mode

0: Initial low 1: Initial high

PWM Output Mode/Single Pulse Output Mode

0: Active low 1: Active high

This is the output control bit for the STM output pin. Its operation depends upon whether STM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the STM is in the Timer/Counter Mode. In the Compare Match Output Mode it determines the logic level of the STM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the STM output pin when the STON bit changes from low to high.

Bit 2 STPOL: STM STP Output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the STP output pin. When the bit is set high the STM output pin will be inverted and not inverted when the bit is zero. It has no effect if the STM is in the Timer/Counter Mode.

Bit 1 STDPX: STM PWM duty/period control

0: CCRP – period; CCRA – duty 1: CCRP – duty; CCRA – period

This bit determines which of the CCRA and CCRP registers are used for period and duty control of the PWM waveform.

Bit 0 STCCLR: STM Counter Clear condition selection

0: STM Comparator P match

1: STM Comparator A match

This bit is used to select the method which clears the counter. Remember that the Standard Type TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the STCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The STCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.



# STMDL Register

| Bit  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W  | R  | R  | R  | R  | R  | R  | R  | R  |
| POR  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Bit 7~0 **D7~D0**: STM Counter Low Byte Register bit  $7 \sim$  bit 0 STM 10-bit Counter bit  $7 \sim$  bit 0

# • STMDH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1  | 0  |
|------|---|---|---|---|---|---|----|----|
| Name | _ | _ | _ | _ | _ | _ | D9 | D8 |
| R/W  | _ | _ | _ | _ | _ | _ | R  | R  |
| POR  | _ | _ | _ | _ | _ | _ | 0  | 0  |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM Counter High Byte Register bit 1 ~ bit 0 STM 10-bit Counter bit 9 ~ bit 8

## • STMAL Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim0$  **D7\simD0**: STM CCRA Low Byte Register bit  $7\sim$  bit 0 STM 10-bit CCRA bit  $7\sim$  bit 0

# • STMAH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|------|---|---|---|---|---|---|-----|-----|
| Name | _ | _ | _ | _ | _ | _ | D9  | D8  |
| R/W  | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | _ | 0   | 0   |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **D9~D8**: STM CCRA High Byte Register bit 1 ~ bit 0 STM 10-bit CCRA bit  $9 \sim$  bit  $8 \sim$ 

Rev. 1.20 84 November 20, 2019



## **Standard Type TM Operation Modes**

The Standard Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the STM1 and STM0 bits in the STMC1 register.

#### **Compare Match Output Mode**


To select this mode, bits STM1 and STM0 in the STMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the STCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both STMAF and STMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.

If the STCCLR bit in the STMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the STMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when STCCLR is high no STMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA cannot be cleared to "0".

If the CCRA bits are all zero, the counter will overflow when it reaches its maximum 3FF Hex, value, however here the STMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the STM output pin, will change state. The STM output pin condition however only changes state when a STMAF interrupt request flag is generated after a compare match occurs from Comparator A. The STMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the STM output pin. The way in which the STM output pin changes state are determined by the condition of the STIO1 and STIO0 bits in the STMC1 register. The STM output pin can be selected using the STIO1 and STIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the STM output pin, which is setup after the STON bit changes from low to high, is setup using the STOC bit. Note that if the STIO1 and STIO0 bits are zero then no pin change will take place.






Compare Match Output Mode - STCCLR=0

Note: 1. With STCCLR=0 a Comparator P match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge

Rev. 1.20 86 November 20, 2019





Compare Match Output Mode - STCCLR=1

Note: 1. With STCCLR=1 a Comparator A match will clear the counter

- 2. The STM output pin is controlled only by the STMAF flag
- 3. The output pin is reset to its initial state by a STON bit rising edge
- 4. A STMPF flag is not generated when STCCLR=1



#### **Timer/Counter Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the STM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the STM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared function.

#### **PWM Output Mode**

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 10 respectively. The PWM function within the STM is useful for applications which require functions such as motor control, heating control, illumination control etc. By providing a signal of fixed frequency but of varying duty cycle on the STM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the STCCLR bit has no effect as the PWM period. Both of the CCRA and CCRP registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. Which register is used to control either frequency or duty cycle is determined using the STDPX bit in the STMC1 register. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The STOC bit in the STMC1 register is used to select the required polarity of the PWM waveform while the two STIO1 and STIO0 bits are used to enable the PWM output or to force the STM output pin to a fixed high or low level. The STPOL bit is used to reverse the polarity of the PWM output waveform.

#### • 10-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=0

| CCRP   | 1~7      | 0    |
|--------|----------|------|
| Period | CCRP×128 | 1024 |
| Duty   | CC       | RA   |

If f<sub>SYS</sub>=8MHz, STM clock source is f<sub>SYS</sub>/4, CCRP=2 and CCRA=128,

The STM PWM output frequency= $(f_{SYS}/4)/(2\times128)=f_{SYS}/1024=7.8125$ kHz, duty= $128/(2\times128)=50\%$ .

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.


### • 10-bit STM, PWM Output Mode, Edge-aligned Mode, STDPX=1

| CCRP   | 1~7      | 0    |  |  |
|--------|----------|------|--|--|
| Period | CCRA     |      |  |  |
| Duty   | CCRP×128 | 1024 |  |  |

The PWM output period is determined by the CCRA register value together with the STM clock while the PWM duty cycle is defined by the CCRP register value.

Rev. 1.20 88 November 20, 2019






1 Will Gutput Mode G12

Note: 1. Here STDPX=0 – Counter cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation





PWM Output Mode - STDPX=1

Note: 1. Here STDPX=1 – Counter cleared by CCRA

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues even when STIO[1:0]=00 or 01
- 4. The STCCLR bit has no influence on PWM operation

Rev. 1.20 90 November 20, 2019




### Single Pulse Output Mode

To select this mode, bits STM1 and STM0 in the STMC1 register should be set to 10 respectively and also the STIO1 and STIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the STM output pin.

The trigger for the pulse output leading edge is a low to high transition of the STON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the STON bit can also be made to automatically change from low to high using the external STCK pin, which will in turn initiate the Single Pulse output. When the STON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The STON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the STON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.


However a compare match from Comparator A will also automatically clear the STON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a STM interrupt. The counter can only be reset back to zero when the STON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The STCCLR and STDPX bits are not used in this Mode.



Note: It is recommended that before the STM operates in the single pulse output mode, the STON bit should be cleared to zero and the STCK pin state should be low to avoid unexpected trigger.

Rev. 1.20 91 November 20, 2019





Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the STCK pin or by setting the STON bit high
- 4. A STCK pin active edge will automatically set the STON bit high
- 5. In the Single Pulse Output Mode, STIO[1:0] must be set to "11" and cannot be changed

November 20, 2019 Rev. 1.20 92




#### **Capture Input Mode**

To select this mode bits STM1 and STM0 in the STMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the STPI pin, whose active edge can be a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the STIO1 and STIO0 bits in the STMC1 register. The counter is started when the STON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the STPI pin the present value in the counter will be latched into the CCRA registers and a STM interrupt generated. Irrespective of what events occur on the STPI pin the counter will continue to free run until the STON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a STM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The STIO1 and STIO0 bits can select the active trigger edge on the STPI pin to be a rising edge, falling edge or both edge types. If the STIO1 and STIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the STPI pin, however it must be noted that the counter will continue to run.

As the STPI pin is pin shared with other functions, care must be taken if the STM is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The STCCLR and STDPX bits are not used in this Mode.





**Capture Input Mode** 

Note: 1. STM[1:0]=01 and active edge set by the STIO[1:0] bits


- 2. A STM Capture input pin active edge transfers the counter value to CCRA
- 3. STCCLR and STDPX bits not used
- 4. No output function STOC and STPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to zero.

Rev. 1.20 94 November 20, 2019



# Periodic Type TM - PTM

The Periodic Type TM contains five operating modes, which are Compare Match Output, Timer/ Event Counter, Capture Input, Single Pulse Output and PWM Output modes. The Periodic Type TM can be controlled with two external input pins and can drive two external output pins.



Note: PTPB is the inverse signal of PTP.

Periodic Type TM Block Diagram

### **Periodic Type TM Operation**

The size of Periodic Type TM is 10-bit wide and its core is a 10-bit count-up counter which is driven by a user selectable internal or external clock source. There are also two internal comparators with the names, Comparator A and Comparator P. These comparators will compare the value in the counter with CCRP and CCRA registers. The CCRP and CCRA comparators are 10-bit wide whose value is compared with all counter bits.

The only way of changing the value of the 10-bit counter using the application program is to clear the counter by changing the PTON bit from low to high. The counter will also be cleared automatically by a counter overflow or a compare match with one of its associated comparators. When these conditions occur, a PTM interrupt signal will also usually be generated. The Periodic Type TM can operate in a number of different operational modes, can be driven by different clock sources including an input pin and can also control two output pins. All operating setup conditions are selected using relevant internal registers.

### **Periodic Type TM Register Description**

Overall operation of the Periodic Type TM is controlled using a series of registers. A read only register pair exists to store the internal counter 10-bit value, while two read/write register pairs exist to store the internal 10-bit CCRA and CCRP value. The remaining two registers are control registers which setup the different operating and control modes.

Rev. 1.20 95 November 20, 2019



| Register |       | Bit   |       |       |       |       |         |        |  |  |  |
|----------|-------|-------|-------|-------|-------|-------|---------|--------|--|--|--|
| Name     | 7     | 6     | 5     | 4     | 3     | 2     | 1       | 0      |  |  |  |
| PTMC0    | PTPAU | PTCK2 | PTCK1 | PTCK0 | PTON  | _     | _       | _      |  |  |  |
| PTMC1    | PTM1  | PTM0  | PTIO1 | PTIO0 | PTOC  | PTPOL | PTCAPTS | PTCCLR |  |  |  |
| PTMDL    | D7    | D6    | D5    | D4    | D3    | D2    | D1      | D0     |  |  |  |
| PTMDH    | _     | _     | _     | _     | _     | _     | D9      | D8     |  |  |  |
| PTMAL    | D7    | D6    | D5    | D4    | D3    | D2    | D1      | D0     |  |  |  |
| PTMAH    | _     | _     | _     | _     | _     | _     | D9      | D8     |  |  |  |
| PTMRPL   | PTRP7 | PTRP6 | PTRP5 | PTRP4 | PTRP3 | PTRP2 | PTRP1   | PTRP0  |  |  |  |
| PTMRPH   | _     | _     | _     | _     | _     | _     | PTRP9   | PTRP8  |  |  |  |

10-bit Periodic Type TM Register List

#### PTMC0 Register

| Bit  | 7     | 6     | 5     | 4     | 3    | 2 | 1 | 0 |
|------|-------|-------|-------|-------|------|---|---|---|
| Name | PTPAU | PTCK2 | PTCK1 | PTCK0 | PTON | _ | _ | _ |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W  | _ | _ | _ |
| POR  | 0     | 0     | 0     | 0     | 0    | _ | _ | _ |

Bit 7 **PTPAU**: PTM Counter Pause control

0: Run 1: Pause

The counter can be paused by setting this bit high. Clearing the bit to zero restores normal counter operation. When in a Pause condition the PTM will remain powered up and continue to consume power. The counter will retain its residual value when this bit changes from low to high and resume counting from this value when the bit changes to a low value again.

# Bit 6~4 PTCK2~PTCK0: Select PTM Counter clock

000: f<sub>SYS</sub>/4 001: f<sub>SYS</sub> 010: f<sub>H</sub>/16 011: f<sub>H</sub>/64 100: f<sub>SUB</sub> 101: f<sub>SUB</sub>

110: PTCK rising edge clock 111: PTCK falling edge clock

These three bits are used to select the clock source for the PTM. The external pin clock source can be chosen to be active on the rising or falling edge. The clock source  $f_{SYS}$  is the system clock, while  $f_H$  and  $f_{SUB}$  are other internal clocks, the details of which can be found in the oscillator section.

#### Bit 3 **PTON**: PTM Counter On/Off control

0: Off 1: On

This bit controls the overall on/off function of the PTM. Setting the bit high enables the counter to run while clearing the bit disables the PTM. Clearing this bit to zero will stop the counter from counting and turn off the PTM which will reduce its power consumption. When the bit changes state from low to high the internal counter value will be reset to zero, however when the bit changes from high to low, the internal counter will retain its residual value until the bit returns high again. If the PTM is in the Compare Match Output Mode or PWM output Mode or Single Pulse Output Mode, then the PTM output pin will be reset to its initial condition, as specified by the PTOC bit, when the PTON bit changes from low to high.

Bit 2~0 Unimplemented, read as "0"

Rev. 1.20 96 November 20, 2019



## • PTMC1 Register

| Bit  | 7    | 6    | 5     | 4     | 3    | 2     | 1       | 0      |
|------|------|------|-------|-------|------|-------|---------|--------|
| Name | PTM1 | PTM0 | PTIO1 | PTIO0 | PTOC | PTPOL | PTCAPTS | PTCCLR |
| R/W  | R/W  | R/W  | R/W   | R/W   | R/W  | R/W   | R/W     | R/W    |
| POR  | 0    | 0    | 0     | 0     | 0    | 0     | 0       | 0      |

Bit 7~6 **PTM1~PTM0**: Select PTM Operating Mode

00: Compare Match Output Mode

01: Capture Input Mode

10: PWM Output Mode or Single Pulse Output Mode

11: Timer/Counter Mode

These bits setup the required operating mode for the PTM. To ensure reliable operation the PTM should be switched off before any changes are made to the PTM1 and PTM0 bits. In the Timer/Counter Mode, the PTM output pin state is undefined.

Bit 5~4 **PTIO1~PTIO0**: Select PTM external pin (PTP, PTPI or PTCK) function

Compare Match Output Mode

00: No change

01: Output low

10: Output high

11: Toggle output

PWM Output Mode/Single Pulse Output Mode

00: PWM output inactive state

01: PWM output active state

10: PWM output

11: Single Pulse Output

Capture Input Mode

00: Input capture at rising edge of PTPI or PTCK

01: Input capture at falling edge of PTPI or PTCK

10: Input capture at rising/falling edge of PTPI or PTCK

11: Input capture disabled

Timer/Counter Mode

Unused

These two bits are used to determine how the PTM external pin changes state when a certain condition is reached. The function that these bits select depends upon in which mode the PTM is running.

In the Compare Match Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a compare match occurs from the Comparator A. The PTM output pin can be setup to switch high, switch low or to toggle its present state when a compare match occurs from the Comparator A. When the bits are both zero, then no change will take place on the output. The initial value of the PTM output pin should be setup using the PTOC bit in the PTMC1 register. Note that the output level requested by the PTIO1 and PTIO0 bits must be different from the initial value setup using the PTOC bit otherwise no change will occur on the PTM output pin when a compare match occurs. After the PTM output pin changes state, it can be reset to its initial level by changing the level of the PTON bit from low to high.

In the PWM Output Mode, the PTIO1 and PTIO0 bits determine how the PTM output pin changes state when a certain compare match condition occurs. The PTM output function is modified by changing these two bits. It is necessary to only change the values of the PTIO1 and PTIO0 bits only after the PTM has been switched off. Unpredictable PWM outputs will occur if the PTIO1 and PTIO0 bits are changed when the PTM is running.

Bit 3 **PTOC**: PTM PTP Output control

Compare Match Output Mode

0: Initial low1: Initial high



PWM Output Mode/Single Pulse Output Mode

0: Active low

1: Active high

This is the output control bit for the PTM output pin. Its operation depends upon whether PTM is being used in the Compare Match Output Mode or in the PWM Output Mode/Single Pulse Output Mode. It has no effect if the PTM is in the Timer/ Counter Mode. In the Compare Match Output Mode it determines the logic level of the PTM output pin before a compare match occurs. In the PWM Output Mode it determines if the PWM signal is active high or active low. In the Single Pulse Output Mode it determines the logic level of the PTM output pin when the PTON bit changes from low to high.

Bit 2 **PTPOL**: PTM PTP Output polarity control

0: Non-invert

1: Invert

This bit controls the polarity of the PTP output pin. When the bit is set high the PTM output pin will be inverted and not inverted when the bit is zero. It has no effect if the PTM is in the Timer/Counter Mode.

Bit 1 **PTCAPTS**: PTM Capture Trigger Source selection

0: From PTPI pin 1: From PTCK pin

Bit 0 **PTCCLR**: PTM Counter Clear condition selection

0: PTM Comparator P match1: PTM Comparator A match

This bit is used to select the method which clears the counter. Remember that the Periodic Type TM contains two comparators, Comparator A and Comparator P, either of which can be selected to clear the internal counter. With the PTCCLR bit set high, the counter will be cleared when a compare match occurs from the Comparator A. When the bit is low, the counter will be cleared when a compare match occurs from the Comparator P or with a counter overflow. A counter overflow clearing method can only be implemented if the CCRP bits are all cleared to zero. The PTCCLR bit is not used in the PWM Output, Single Pulse Output or Capture Input Mode.

### • PTMDL Register

| Bit  | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
|------|----|----|----|----|----|----|----|----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W  | R  | R  | R  | R  | R  | R  | R  | R  |
| POR  | 0  | 0  | 0  | 0  | 0  | 0  | 0  | 0  |

Bit  $7\sim 0$  **D7~D0**: PTM Counter Low Byte Register bit  $7\sim$  bit 0

PTM 10-bit Counter bit  $7 \sim \text{bit } 0$ 

### • PTMDH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1  | 0  |
|------|---|---|---|---|---|---|----|----|
| Name | _ | _ | _ | _ | _ | _ | D9 | D8 |
| R/W  | _ | _ | _ | _ | _ | _ | R  | R  |
| POR  | _ | _ | _ | _ | _ | _ | 0  | 0  |

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: PTM Counter High Byte Register bit  $1\sim$  bit 0

PTM 10-bit Counter bit 9 ~ bit 8

Rev. 1.20 98 November 20, 2019



# • PTMAL Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim0$  **D7\simD0**: PTM CCRA Low Byte Register bit  $7\sim$  bit 0 PTM 10-bit CCRA bit  $7\sim$  bit 0

# • PTMAH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|------|---|---|---|---|---|---|-----|-----|
| Name | _ | _ | _ | _ | _ | _ | D9  | D8  |
| R/W  | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | _ | 0   | 0   |

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim 0$  **D9\simD8**: PTM CCRA High Byte Register bit  $1\sim$  bit 0

PTM 10-bit CCRA bit  $9 \sim bit 8$ 

# • PTMRPL Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PTRP7 | PTRP6 | PTRP5 | PTRP4 | PTRP3 | PTRP2 | PTRP1 | PTRP0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit  $7\sim0$  **PTRP7~PTRP0**: PTM CCRP Low Byte Register bit  $7\sim$  bit 0 PTM 10-bit CCRP bit  $7\sim$  bit 0

# • PTMRPH Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1     | 0     |
|------|---|---|---|---|---|---|-------|-------|
| Name | _ | _ | _ | _ | _ | _ | PTRP9 | PTRP8 |
| R/W  | _ | _ | _ | _ | _ | _ | R/W   | R/W   |
| POR  | _ | _ | _ | _ | _ | _ | 0     | 0     |

Bit 7~2 Unimplemented, read as "0"

Bit  $1\sim0$  **PTRP9~PTRP8**: PTM CCRP High Byte Register bit  $1\sim$  bit 0

PTM 10-bit CCRP bit  $9 \sim bit \ 8$ 



## **Periodic Type TM Operation Modes**

The Periodic Type TM can operate in one of five operating modes, Compare Match Output Mode, PWM Output Mode, Single Pulse Output Mode, Capture Input Mode or Timer/Counter Mode. The operating mode is selected using the PTM1 and PTM0 bits in the PTMC1 register.

### **Compare Match Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register, should be set to 00 respectively. In this mode once the counter is enabled and running it can be cleared by three methods. These are a counter overflow, a compare match from Comparator A and a compare match from Comparator P. When the PTCCLR bit is low, there are two ways in which the counter can be cleared. One is when a compare match from Comparator P, the other is when the CCRP bits are all zero which allows the counter to overflow. Here both PTMAF and PTMPF interrupt request flags for Comparator A and Comparator P respectively, will both be generated.


If the PTCCLR bit in the PTMC1 register is high then the counter will be cleared when a compare match occurs from Comparator A. However, here only the PTMAF interrupt request flag will be generated even if the value of the CCRP bits is less than that of the CCRA registers. Therefore when PTCCLR is high no PTMPF interrupt request flag will be generated. In the Compare Match Output Mode, the CCRA can not be cleared to "0".

If the CCRA bits are all zero, the counter will overflow when its reaches its maximum 10-bit, 3FF Hex, value, however here the PTMAF interrupt request flag will not be generated.

As the name of the mode suggests, after a comparison is made, the PTM output pin will change state. The PTM output pin condition however only changes state when a PTMAF interrupt request flag is generated after a compare match occurs from Comparator A. The PTMPF interrupt request flag, generated from a compare match occurs from Comparator P, will have no effect on the PTM output pin. The way in which the PTM output pin changes state are determined by the condition of the PTIO1 and PTIO0 bits in the PTMC1 register. The PTM output pin can be selected using the PTIO1 and PTIO0 bits to go high, to go low or to toggle from its present condition when a compare match occurs from Comparator A. The initial condition of the PTM output pin, which is setup after the PTON bit changes from low to high, is setup using the PTOC bit. Note that if the PTIO1 and PTIO0 bits are zero then no pin change will take place.

Rev. 1.20 100 November 20, 2019






Compare Match Output Mode - PTCCLR=0

Note: 1. With PTCCLR=0, a Comparator P match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge





Compare Match Output Mode - PTCCLR=1

Note: 1. With PTCCLR=1, a Comparator A match will clear the counter

- 2. The PTM output pin is controlled only by the PTMAF flag
- 3. The output pin is reset to its initial state by a PTON bit rising edge
- 4. A PTMPF flag is not generated when PTCCLR=1

Rev. 1.20 November 20, 2019



#### **Timer/Counter Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 11 respectively. The Timer/Counter Mode operates in an identical way to the Compare Match Output Mode generating the same interrupt flags. The exception is that in the Timer/Counter Mode the PTM output pin is not used. Therefore the above description and Timing Diagrams for the Compare Match Output Mode can be used to understand its function. As the PTM output pin is not used in this mode, the pin can be used as a normal I/O pin or other pin-shared functions.

#### **PWM Output Mode**

To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 10 respectively. The PWM function within the PTM is useful for applications which require functions such as motor control, heating control, illumination control, etc. By providing a signal of fixed frequency but of varying duty cycle on the PTM output pin, a square wave AC waveform can be generated with varying equivalent DC RMS values.

As both the period and duty cycle of the PWM waveform can be controlled, the choice of generated waveform is extremely flexible. In the PWM Output Mode, the PTCCLR bit has no effect as the PWM period. Both of the CCRP and CCRA registers are used to generate the PWM waveform, one register is used to clear the internal counter and thus control the PWM waveform frequency, while the other one is used to control the duty cycle. The PWM waveform frequency and duty cycle can therefore be controlled by the values in the CCRA and CCRP registers.

An interrupt flag, one for each of the CCRA and CCRP, will be generated when a compare match occurs from either Comparator A or Comparator P. The PTOC bit in the PTMC1 register is used to select the required polarity of the PWM waveform while the two PTIO1 and PTIO0 bits are used to enable the PWM output or to force the PTM output pin to a fixed high or low level. The PTPOL bit is used to reverse the polarity of the PWM output waveform.

### • 10-bit PTM, PWM Output Mode, Edge-aligned Mode

| CCRP   | 1~1023 | 0    |
|--------|--------|------|
| Period | 1~1023 | 1024 |
| Duty   | CCRA   |      |


If f<sub>SYS</sub>=16MHz, PTM clock source select f<sub>SYS</sub>/4, CCRP=512 and CCRA=128,

The PTM PWM output frequency= $(f_{SYS}/4)/512=f_{SYS}/2048=7.8125$ kHz, duty=128/512=25%,

If the Duty value defined by the CCRA register is equal to or greater than the Period value, then the PWM output duty is 100%.

Rev. 1.20 103 November 20, 2019





Note: 1. The counter is cleared by CCRP

- 2. A counter clear sets the PWM Period
- 3. The internal PWM function continues running even when PTIO [1:0]=00 or 01
- 4. The PTCCLR bit has no influence on PWM operation

Rev. 1.20 104 November 20, 2019




### **Single Pulse Output Mode**


To select this mode, bits PTM1 and PTM0 in the PTMC1 register should be set to 10 respectively and also the PTIO1 and PTIO0 bits should be set to 11 respectively. The Single Pulse Output Mode, as the name suggests, will generate a single shot pulse on the PTM output pin.

The trigger for the pulse output leading edge is a low to high transition of the PTON bit, which can be implemented using the application program. However in the Single Pulse Output Mode, the PTON bit can also be made to automatically change from low to high using the external PTCK pin, which will in turn initiate the Single Pulse output. When the PTON bit transitions to a high level, the counter will start running and the pulse leading edge will be generated. The PTON bit should remain high when the pulse is in its active state. The generated pulse trailing edge will be generated when the PTON bit is cleared to zero, which can be implemented using the application program or when a compare match occurs from Comparator A.

However a compare match from Comparator A will also automatically clear the PTON bit and thus generate the Single Pulse output trailing edge. In this way the CCRA value can be used to control the pulse width. A compare match from Comparator A will also generate a PTM interrupt. The counter can only be reset back to zero when the PTON bit changes from low to high when the counter restarts. In the Single Pulse Output Mode CCRP is not used. The PTCCLR is not used in this Mode.







**Single Pulse Output Mode** 

Note: 1. Counter stopped by CCRA

- 2. CCRP is not used
- 3. The pulse triggered by the PTCK pin or by setting the PTON bit high
- 4. A PTCK pin active edge will automatically set the PTON bit high
- 5. In the Single Pulse Output Mode, PTIO [1:0] must be set to "11" and can not be changed.

Rev. 1.20 106 November 20, 2019




#### **Capture Input Mode**

To select this mode bits PTM1 and PTM0 in the PTMC1 register should be set to 01 respectively. This mode enables external signals to capture and store the present value of the internal counter and can therefore be used for applications such as pulse width measurements. The external signal is supplied on the PTPI or PTCK pin, selected by the PTCAPTS bit in the PTMC1 register. The input pin active edge can be either a rising edge, a falling edge or both rising and falling edges; the active edge transition type is selected using the PTIO1 and PTIO0 bits in the PTMC1 register. The counter is started when the PTON bit changes from low to high which is initiated using the application program.

When the required edge transition appears on the PTPI or PTCK pin the present value in the counter will be latched into the CCRA registers and a PTM interrupt generated. Irrespective of what events occur on the PTPI or PTCK pin the counter will continue to free run until the PTON bit changes from high to low. When a CCRP compare match occurs the counter will reset back to zero; in this way the CCRP value can be used to control the maximum counter value. When a CCRP compare match occurs from Comparator P, a PTM interrupt will also be generated. Counting the number of overflow interrupt signals from the CCRP can be a useful method in measuring long pulse widths. The PTIO1 and PTIO0 bits can select the active trigger edge on the PTPI or PTCK pin to be a rising edge, falling edge or both edge types. If the PTIO1 and PTIO0 bits are both set high, then no capture operation will take place irrespective of what happens on the PTPI or PTCK pin, however it must be noted that the counter will continue to run.

As the PTPI or PTCK pin is pin shared with other functions, care must be taken if the PTM is in the Capture Input Mode. This is because if the pin is setup as an output, then any transitions on this pin may cause an input capture operation to be executed. The PTCCLR, PTOC and PTPOL bits are not used in this mode.





**Capture Input Mode** 

Note: 1. PTM [1:0]=01 and active edge set by the PTIO [1:0] bits


- 2. A PTM Capture input pin active edge transfers the counter value to CCRA
- 3. PTCCLR bit not used
- 4. No output function PTOC and PTPOL bits are not used
- 5. CCRP determines the counter value and the counter has a maximum count value when CCRP is equal to

Rev. 1.20 108 November 20, 2019



## Over Voltage Protection - OVP

The device includes an over voltage protection function which provides protection mechanisms or generate output signals for different applications. To prevent the operating voltage from exceeding a specific level, the voltage on the OVP input pin is compared with a reference voltage generated by an 8-bit D/A converter. When a preset over voltage event occurs, the OVP output will be reversed. An OVP interrupt signal OVPINT can be used to trigger an OVP interrupt.



**Over Voltage Protection Circuit** 

Note: 1. As the OVP function external input pins are pin-shared with I/O or other pin functions, before turning on the OVP function, make sure the OVP pin functions are selected using the corresponding Pin-shared Function Selection Registers.

| 2. The on/off control for the switches S0, S1 and S2 is summarised below |
|--------------------------------------------------------------------------|
|--------------------------------------------------------------------------|

| OVPCOFM | OVPCRS | S0  | S1  | S2  |
|---------|--------|-----|-----|-----|
| 0       | х      | ON  | ON  | OFF |
| 1       | 0      | OFF | ON  | ON  |
| 1       | 1      | ON  | OFF | ON  |

"x": Don't care

### **Over Voltage Protection Registers**

Overall operation of the over voltage protection is controlled using several registers. One register is used to provide the reference voltages for the over voltage protection circuit. The remaining three registers are control registers which are used to control the OVP function, comparator de-bounce time, comparator hysteresis function together with the comparator input offset calibration.

| Register |         | Bit     |        |         |         |         |         |         |  |  |  |
|----------|---------|---------|--------|---------|---------|---------|---------|---------|--|--|--|
| Name     | 7       | 6       | 5      | 4       | 3       | 2       | 1       | 0       |  |  |  |
| OVPC0    | OVPO    | OVPSPOL | OVPEN  | _       | _       | OVPDEB2 | OVPDEB1 | OVPDEB0 |  |  |  |
| OVPC1    | OVPCOUT | OVPCOFM | OVPCRS | OVPCOF4 | OVPCOF3 | OVPCOF2 | OVPCOF1 | OVPCOF0 |  |  |  |
| OVPC2    | _       | _       | _      | _       | HYS1    | HYS0    | OVPS1   | OVPS0   |  |  |  |
| OVPDA    | D7      | D6      | D5     | D4      | D3      | D2      | D1      | D0      |  |  |  |

**OVP Register List** 

Rev. 1.20 109 November 20, 2019



#### OVPC0 Register

| Bit  | 7    | 6       | 5     | 4 | 3 | 2       | 1       | 0       |
|------|------|---------|-------|---|---|---------|---------|---------|
| Name | OVPO | OVPSPOL | OVPEN | _ | _ | OVPDEB2 | OVPDEB1 | OVPDEB0 |
| R/W  | R    | R/W     | R/W   | _ | _ | R/W     | R/W     | R/W     |
| POR  | 0    | 0       | 0     | _ | _ | 0       | 0       | 0       |

Bit 7 **OVPO**: OVP comparator output bit after debounce

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 6 **OVPSPOL**: OVPO polarity control

0: Non-invert

1: Invert

This bit will determine the OVP interrupt occurrence condition when the OVPO bit changes state from low to high or high to low.

Bit 5 **OVPEN**: OVP function enable control

0: Disable 1: Enable

If the OVPEN bit is cleared to 0, the over voltage protection function is disabled and no power will be consumed. This results in the comparator and D/A converter of the OVP all being switched off.

Bit 4~3 Unimplemented, read as "0"

Bit 2~0 **OVPDEB2~OVPDEB0**: OVP comparator debounce time setup

000: No debounce 001: (1~2)×1/f<sub>sys</sub> 010: (3~4)×1/f<sub>sys</sub> 011: (7~8)×1/f<sub>sys</sub> 100: (15~16)×1/f<sub>sys</sub> 101: (31~32)×1/f<sub>sys</sub> 110: (63~64)×1/f<sub>sys</sub> 111: (127~128)×1/f<sub>sys</sub>

### OVPC1 Register

| Bit  | 7       | 6       | 5      | 4       | 3       | 2       | 1       | 0       |
|------|---------|---------|--------|---------|---------|---------|---------|---------|
| Name | OVPCOUT | OVPCOFM | OVPCRS | OVPCOF4 | OVPCOF3 | OVPCOF2 | OVPCOF1 | OVPCOF0 |
| R/W  | R       | R/W     | R/W    | R/W     | R/W     | R/W     | R/W     | R/W     |
| POR  | 0       | 0       | 0      | 1       | 0       | 0       | 0       | 0       |

Bit 7 **OVPCOUT**: OVP comparator output bit before debounce

0: Positive input voltage < negative input voltage

1: Positive input voltage > negative input voltage

Bit 6 **OVPCOFM**: OVP comparator operation mode selection

0: Normal operation

1: Input offset voltage calibration mode

Bit 5 **OVPCRS**: OVP comparator input offset voltage calibration reference selection

0: Input reference voltage comes from negative input 1: Input reference voltage comes from positive input

Bit 4~0 **OVPCOF4~OVPCOF0**: OVP comparator input offset voltage calibration control

Rev. 1.20 110 November 20, 2019



### OVPC2 Register

| Bit  | 7 | 6 | 5 | 4 | 3    | 2    | 1     | 0     |
|------|---|---|---|---|------|------|-------|-------|
| Name | _ | _ | _ | _ | HYS1 | HYS0 | OVPS1 | OVPS0 |
| R/W  | _ | _ | _ | _ | R/W  | R/W  | R/W   | R/W   |
| POR  | _ | _ | _ | _ | 0    | 0    | 0     | 0     |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 HYS1~HYS0: OVP comparator hysteresis voltage window control

Refer to "Over Voltage Protection Electrical Characteristics" table for details.

Bit 1~0 **OVPS1~OVPS0**: OVP input selection

00: No choose 01: OVPI0 10: OVPI1 11: No choose

#### OVPDA Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit 7~0 OVP DAC output voltage control DAC  $V_{OUT}$ =( $V_{DD}/256$ )×OVPDA[7:0]

### **Input Offset Calibration**

As the OVP inputs are pin-shared with other pin functions, they should be configured as OVP input pin functions first. It is need to note that before offset calibration, the hysteresis voltage should be zero by clearing the HYS[1:0] bits to 00. For comparator input offset calibration, the procedures are summarised as the following.

Step1: Set OVPCOFM=1, OVPCRS=1, the OVP is now in the comparator offset calibration mode, S0 and S2 on. To make sure V<sub>os</sub> as minimise as possible after calibration, the input reference voltage in calibration mode should be the same as input DC operating voltage in normal mode operation.

Step2: Set OVPCOF[4:0]=00000 and then read the OVPCOUT bit status after a certain delay...

Step3: Increase the OVPCOF[4:0] value by 1 and then read the OVPCOUT bit status after a certain delay.

If the OVPCOUT state has not changed, repeat Step3 until the OVPCOUT bit state has changed. If the OVPCOUT state has changed, record the OVPCOF[4:0] value as V<sub>OS1</sub> and then go to Step4.

Step4: Set OVPCOF[4:0]=11111 and then read the OVPCOUT bit status after a certain delay.

Step5: Decrease the OVPCOF[4:0] value by 1 and then read the OVPCOUT bit status after a certain delay.

If the OVPCOUT state has not changed, repeat Step5 until the OVPCOUT bit state has changed. If the OVPCOUT state has changed, record the OVPCOF[4:0] value as  $V_{OS2}$  and then go to Step6.

Step6: Restore  $V_{OS}=(V_{OS1}+V_{OS2})/2$  to the OVPCOF[4:0] bits. The calibration is finished.

If (V<sub>OS1</sub>+V<sub>OS2</sub>)/2 is not integral, discard the decimal.


Rev. 1.20 111 November 20, 2019



## Low Dropout Regulator - LDO

The device contains an internal Low Dropout Regulator, known as LDO. The LDO regulator can reduce a higher voltage approximately 5.1V to 12V on input pin VCC1 to a 5V level supplied on output pin VLDO. This lower voltage level can provide a fixed power supply for internal or external circuits.

The LDO circuit can also output a power supply divided voltage using divider resistors. This divided voltage,  $V_{\text{CC10}}$ , can be read by connecting it to the A/D Converter internal input channel.




Note: The CWSEL is generated by the internal A/D Converter input channel selection. When the A/D Converter selects the  $V_{\rm CC10}$  signal as its internal input, then CWSEL=0, otherwise CWSEL=1.

### **LDO Block Diagram**

# High Voltage I/O Ports

The device provides several 12V high voltage input/output lines, known as PB0~PB7, PC0 and PC1. These high voltage I/O ports can convert 5V logic output signals to 12V voltage outputs to directly drive TRIACs, relays, and buzzers.



High Voltage I/O Block Diagram

Rev. 1.20 112 November 20, 2019



Note: 1. The structure contained in the dash line is identical for each Pxn HVIO, and the structure contained in the solid line is shared by all HVIO lines.

- 2. The relationship between HVIO m and Pxn is that HVIO 0~HVIO 7 and HVIO 8~HVIO 9 correspond to PB0~PB7 and PC0~PC1 respectively.
- 3. Each symbol name with a "\_" sign in the figure is a circuit node name and not the Special Function Register bit.

Pin Share Func EN: Pin-shared function enable signal

Pin Share Func Output EN: Pin-shared function digital output enable signal

Pin\_Share\_Func\_Output: Pin-shared function digital output signal

Pxn DOUT EN: Pxn data output enable signal

Pxn\_DOUT: The data of Pxn output Pxn\_OE: Pxn output global enable signal

Pxn\_DIN: The data of Pxn input

- 4. These pin-shared function control signals are available for PB5 and PC0~PC1. More details information about PB5/CTP, PC0/STP and PC1/PTP refer to the "Pin-shared Functions" section.
- 5. When the comparison result between Pxn\_DOUT and Pxn\_DIN is different, the LIRC oscillator will be enabled by the hardware until the short circuit condition is released even if the CPU and LIRC are both off. After the LIRC clock is stable, the flirc can be used as the clock source of the peripheral functions. If the MCU is still in CPU off mode, the LIRC will be turned off after the short circuit condition has been released.

6. The Pxn OE truth table is shown as follows:

| PWRRDY | PWRRDYF | PxOMn | Pxn_DOUT_EN | MOSCn(m+1) | MOSCnm | Pxn_DOUT       | Pxn_OE                                                                       | Pxn            | Pxn mode                                    |
|--------|---------|-------|-------------|------------|--------|----------------|------------------------------------------------------------------------------|----------------|---------------------------------------------|
| 0      | 0       | 0     | 0           | Х          | х      | х              | 0                                                                            |                | Input mode                                  |
| 1      | 1       | 0     | 0           | x          | x      | x              | 0                                                                            | Floating       | (Short-circuit protection is disabled)      |
|        |         |       |             | 0          | 0      | х              | 1                                                                            | CMOS<br>Output | Output Mode<br>(Short-circuit               |
|        |         |       |             | 0          | 1      | 0              | 1                                                                            | NMOS<br>Output | protection is<br>enabled when<br>PWRRDYF=1) |
|        |         |       |             |            |        | 1              | 0                                                                            |                | Input mode                                  |
| 1      | 1       | 1 0 1 | 1           |            |        | 0              | 0                                                                            | Floating       | (Short-circuit protection is disabled)      |
|        |         | 1     | 0           | 1          | 1      | PMOS<br>Output | Output Mode<br>(Short-circuit<br>protection is<br>enabled when<br>PWRRDYF=1) |                |                                             |
|        |         |       |             | 1          | 1      | Х              | 0                                                                            |                | Input mode                                  |
| 1      | 1       | 1     | 0           | Х          | х      | Х              | 0                                                                            | Floating       | (Short-circuit protection is                |
| 1      | 1       | 1     | 1           | Х          | х      | х              | 0                                                                            |                | disabled)                                   |

Rev. 1.20 113 November 20, 2019



# High Voltage I/O Registers

Overall operation of high voltage I/O ports is controlled using a series of registers. Each high voltage Px port has a set of identical registers, Px, PxC and PxOM. The PxMOSCn registers are used to control Pxn pin for CMOS output , NMOS output ,PMOS output or Output is disabled. The remaining register PWRDET is used to monitor the power supply status and select short flag response time.

| Register |          |          |          | В        | Bit      |          |          |          |
|----------|----------|----------|----------|----------|----------|----------|----------|----------|
| Name     | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
| РВ       | PB7      | PB6      | PB5      | PB4      | PB3      | PB2      | PB1      | PB0      |
| PBC      | PBC7     | PBC6     | PBC5     | PBC4     | PBC3     | PBC2     | PBC1     | PBC0     |
| PBOM     | PBOM7    | PBOM6    | PBOM5    | PBOM4    | PBOM3    | PBOM2    | PBOM1    | PBOM0    |
| PC       | _        | _        | _        | _        | _        | _        | PC1      | PC0      |
| PCC      | _        | _        | _        | _        | _        | _        | PCC1     | PCC0     |
| PCOM     | _        | _        | _        | _        | _        | _        | PCOM1    | PCOM0    |
| PBMOSC0  | PBMOSC07 | PBMOSC06 | PBMOSC05 | PBMOSC04 | PBMOSC03 | PBMOSC02 | PBMOSC01 | PBMOSC00 |
| PBMOSC1  | PBMOSC17 | PBMOSC16 | PBMOSC15 | PBMOSC14 | PBMOSC13 | PBMOSC12 | PBMOSC11 | PBMOSC10 |
| PCMOSC0  | _        | _        | _        | _        | PCMOSC03 | PCMOSC02 | PCMOSC01 | PCMOSC00 |
| PWRDET   | PWRRDYF  | _        | _        | _        | _        | _        | _        | SFRTC    |

High Voltage I/O Register List

### • PB Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | PB7 | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 1   | 1   | 1   | 1   | 1   | 1   | 1   | 1   |

Bit 7~0 **PB7~PB0**: HVIO PB7~PB0 Data bit

#### PC Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1   | 0   |
|------|---|---|---|---|---|---|-----|-----|
| Name | _ | _ | _ | _ | _ | _ | PC1 | PC0 |
| R/W  | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR  | _ | _ | _ | _ | _ | _ | 1   | 1   |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PC1~PC0: HVIO PC1~PC0 Data bit

### • PBC Register

| Bit  | 7    | 6    | 5    | 4    | 3    | 2    | 1    | 0    |
|------|------|------|------|------|------|------|------|------|
| Name | PBC7 | PBC6 | PBC5 | PBC4 | PBC3 | PBC2 | PBC1 | PBC0 |
| R/W  |
| POR  | 1    | 1    | 1    | 1    | 1    | 1    | 1    | 1    |

Bit 7~0 **PBC7~PBC0**: HVIO PB7~PB0 pin input/output type selection

0: Output

1: Input

Rev. 1.20 114 November 20, 2019



#### PCC Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1    | 0    |
|------|---|---|---|---|---|---|------|------|
| Name | _ | _ | _ | _ | _ | _ | PCC1 | PCC0 |
| R/W  | _ | _ | _ | _ | _ | _ | R/W  | R/W  |
| POR  | _ | _ | _ | _ | _ | _ | 1    | 1    |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PCC1~PCC0: HVIO PC1~PC0 pin input/output type selection

0: Output 1: Input

#### • PBOM Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PBOM7 | PBOM6 | PBOM5 | PBOM4 | PBOM3 | PBOM2 | PBOM1 | PBOM0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7~0 **PBOM7~PBOM0**: HVIO PB7~PB0 output mask control

0: No output mask1: Output mask

### PCOM Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1     | 0     |
|------|---|---|---|---|---|---|-------|-------|
| Name | _ | _ | _ | _ | _ | _ | PCOM1 | PCOM0 |
| R/W  | _ | _ | _ | _ | _ | _ | R/W   | R/W   |
| POR  | _ | _ | _ | _ | _ | _ | 0     | 0     |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 PCOM1~PCOM0: HVIO PC1~PC0 output mask control

0: No output mask 1: Output mask

#### • PBMOSC0 Register

| Bit  | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|------|----------|----------|----------|----------|----------|----------|----------|----------|
| Name | PBMOSC07 | PBMOSC06 | PBMOSC05 | PBMOSC04 | PBMOSC03 | PBMOSC02 | PBMOSC01 | PBMOSC00 |
| R/W  | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      |
| POR  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

Bit 7~6 **PBMOSC07~PBMOSC06**: PB3 output control

00: CMOS output 01: NMOS output 10: PMOS output 11: Output is disabled

Bit 5~4 **PBMOSC05~PBMOSC04**: PB2 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

Bit 3~2 **PBMOSC03~PBMOSC02**: PB1 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled



### Bit 1~0 PBMOSC01~PBMOSC00: PB0 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

### • PBMOSC1 Register

| Bit  | 7        | 6        | 5        | 4        | 3        | 2        | 1        | 0        |
|------|----------|----------|----------|----------|----------|----------|----------|----------|
| Name | PBMOSC17 | PBMOSC16 | PBMOSC15 | PBMOSC14 | PBMOSC13 | PBMOSC12 | PBMOSC11 | PBMOSC10 |
| R/W  | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      | R/W      |
| POR  | 0        | 0        | 0        | 0        | 0        | 0        | 0        | 0        |

### Bit 7~6 **PBMOSC17~PBMOSC16**: PB7 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

## Bit 5~4 **PBMOSC15~PBMOSC14**: PB6 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

#### Bit 3~2 **PBMOSC13~PBMOSC12**: PB5 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

## Bit 1~0 **PBMOSC11~PBMOSC10**: PB4 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

### PCMOSC0 Register

| Bit  | 7 | 6 | 5 | 4 | 3        | 2        | 1        | 0        |
|------|---|---|---|---|----------|----------|----------|----------|
| Name | _ | _ | _ | _ | PCMOSC03 | PCMOSC02 | PCMOSC01 | PCMOSC00 |
| R/W  | _ | _ | _ | _ | R/W      | R/W      | R/W      | R/W      |
| POR  | _ | _ | _ | _ | 0        | 0        | 0        | 0        |

### Bit 7~4 Unimplemented, read as "0"

#### Bit 3~2 PCMOSC03~PCMOSC02: PC1 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

#### Bit 1~0 PCMOSC01~PCMOSC00: PC0 output control

00: CMOS output01: NMOS output10: PMOS output11: Output is disabled

Rev. 1.20 116 November 20, 2019



#### PWRDET Register

| Bit  | 7       | 6 | 5 | 4 | 3 | 2 | 1 | 0     |
|------|---------|---|---|---|---|---|---|-------|
| Name | PWRRDYF |   | _ | _ | _ | _ | _ | SFRTC |
| R/W  | R       | _ | _ | _ | _ | _ | _ | R/W   |
| POR  | Х       |   | _ | _ | _ | _ | _ | 0     |

"x": unknown

Bit 7 **PWRRDYF**: V<sub>CC2</sub> and V<sub>DD</sub> Power ready flag

0: Power not ready -  $V_{CC2} < V_{DET1}$  or  $V_{DD} < V_{DET2}$  1: Power ready -  $V_{CC2} \ge V_{DET1}$  and  $V_{DD} \ge V_{DET2}$ 

During the power-on voltage rising process, when the MCU operates normally and the  $V_{DD}$  voltage is equal to or greater than the  $V_{DET2}$  voltage, it is not yet determined whether the  $V_{CC2}$  voltage is equal to or greater than the  $V_{DET1}$  voltage, then the PWRRDYF read value may be 0 or 1 and therefore in an unknown condition.

Bit 6~1 Unimplemented, read as "0"


Bit 0 SFRTC: HVIO short flag response time selection

0: 2~3 (16 t<sub>LIRC</sub>) 1: 2~3 (8 t<sub>LIRC</sub>)

## **Voltage Detector**

An internal voltage detector circuit is used to monitor the  $V_{CC2}$  and  $V_{DD}$  voltage levels. It provides a power ready flag, PWRRDYF, which can be read by the MCU to indicate the power status. If the  $V_{CC2}$  is equal to or greater than the  $V_{DET1}$ , and the  $V_{DD}$  is equal to or greater than the  $V_{DET2}$ , then PWRRDYF=1, otherwise PWRRDYF=0.

In addition, there is also a  $V_{\text{CC2O}}$  voltage output with a value of  $0.2V_{\text{CC2}}$ , which can be measured by the internal A/D Converter for the Power Good detection purpose.



Note: The CWSEL is generated by the internal A/D Converter input channel selection. When the A/D Converter selects the  $V_{\text{CC2O}}$  signal as its internal input, then CWSEL=0, otherise CWSEL=1.

**Voltage Detector Circuit** 

Rev. 1.20 117 November 20, 2019



### **Short-circuit Protection Function**

All high voltage I/O ports share the same short-circuit protection circuit which contains a 2-bit clock counter. The counter, having an initial value of 0, can be sourced from  $f_{LIRC}/16$  or  $f_{LIRC}/8$ , which is selected by the SFRTC bit in the PWRDET register.

The high voltage I/O short-circuit protection circuit compares the output signal Pxn\_DOUT with the input signal, Pxn\_DIN. If the Pxn\_DOUT has the same value as the Pxn\_DIN, it indicates the high voltage I/O is in a normal condition, and then the clock counter will be cleared. If any compared result of these high voltage I/O ports is different, the common clock counter will not be cleared.

When the compared result is different and the count value of the clock counter is more than  $2\sim3$ , the short-circuit protection circuit will determine it as a short-circuit condition. After the short-circuit condition occurs, the high voltage short circuit interrupt flag, HVSCF, will be set high.

The short-circuit protection circuit use the same interrupt vector for all high voltage I/O. The short-circuit condition will trigger an high voltage short circuit interrupt irrespective of which high voltage I/O occurs. When this condition appears, if the global interrupt enable bit and its corresponding interrupt control bit are enabled and the stack is not full, a subroutine call to the high voltage short circuit interrupt vector will take place.

However, it must be noted that, the short-circuit protection function is only available when the voltage detector meets the condition of PWRRDYF=1. When the  $V_{\rm CC2}$  voltage is less than 7.5V, the high voltage I/O ports will occur short-circuit condition, resulting in the voltage detector instability and making the PWRRDYF bit unknown, the high voltage I/O ports will not output. The high voltage I/O will not output normally until the short circuit condition is lifted. It should be noted that the short-circuit protection interrupt will not be triggered in this situation.

Rev. 1.20 118 November 20, 2019



### Universal Serial Interface Module - USIM

The device contains a Universal Serial Interface Module, which includes the four-line SPI interface, the two-line I<sup>2</sup>C interface and the two-line UART interface types, to allow an easy method of communication with external peripheral hardware. Having relatively simple communication protocols, these serial interface types allow the microcontroller to interface to external SPI, I<sup>2</sup>C or UART based hardware such as sensors, Flash or EEPROM memory, etc. The USIM interface pins are pin-shared with other I/O pins therefore the USIM interface functional pins must first be selected using the corresponding pin-shared function selection bits. As all the interface types share the same pins and registers, the choice of whether the UART, SPI or I<sup>2</sup>C type is used is made using the UART mode selection bit, named UMD, and the SPI/I<sup>2</sup>C operating mode control bits, named SIM2~SIM0, in the SIMC0 register. These pull-high resistors of the USIM pin-shared I/O are selected using pull-high control registers when the USIM function is enabled and the corresponding pins are used as USIM input pins.


#### **SPI Interface**

The SPI interface is often used to communicate with external peripheral devices such as sensors, Flash or EEPROM memory devices etc. Originally developed by Motorola, the four line SPI interface is a synchronous serial data interface that has a relatively simple communication protocol simplifying the programming requirements when communicating with external hardware devices.

The communication is full duplex and operates as a slave/master type, where the device can be either master or slave. Although the SPI interface specification can control multiple slave devices from a single master, but the device provides only one  $\overline{SCS}$  pin. If the master needs to control multiple slave devices from a single master, the master can use I/O pin to select the slave devices.

#### **SPI Interface Operation**

The SPI interface is a full duplex synchronous serial data link. It is a four line interface with pin names SDI, SDO, SCK and  $\overline{SCS}$ . Pins SDI and SDO are the Serial Data Input and Serial Data Output lines, the SCK pin is the Serial Clock line and  $\overline{SCS}$  is the Slave Select line. As the SPI interface pins are pin-shared with normal I/O pins and with the I²C/UART function pins, the SPI interface pins must first be selected by configuring the pin-shared function selection bits and setting the correct bits in the SIMC0 and SIMC2 registers. Communication between devices connected to the SPI interface is carried out in a slave/master mode with all data transfer initiations being implemented by the master. The Master also controls the clock signal. As the device only contains a single  $\overline{SCS}$  pin only one slave device can be utilized. The  $\overline{SCS}$  pin is controlled by software, set CSEN bit to 1 to enable  $\overline{SCS}$  pin function, set CSEN bit to 0 the  $\overline{SCS}$  pin will be floating state.



SPI Master/Slave Connection


Rev. 1.20 119 November 20, 2019



The SPI function in the device offers the following features:

- · Full duplex synchronous data transfer
- · Both Master and Slave modes
- · LSB first or MSB first data transmission modes
- · Transmission complete flag
- · Rising or falling active clock edge

The status of the SPI interface pins is determined by a number of factors such as whether the device is in the master or slave mode and upon the condition of certain control bits such as CSEN and SIMEN.



### **SPI Registers**

There are three internal registers which control the overall operation of the SPI interface. These are the SIMD data register and two control registers, SIMC0 and SIMC2. Note that the SIMC2 and SIMD registers and their POR values are only available when the SPI mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

| Register |      | Bit  |        |      |         |         |       |        |  |
|----------|------|------|--------|------|---------|---------|-------|--------|--|
| Name     | 7    | 6    | 5      | 4    | 3       | 2       | 1     | 0      |  |
| SIMC0    | SIM2 | SIM1 | SIM0   | UMD  | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |  |
| SIMC2    | D7   | D6   | CKPOLB | CKEG | MLS     | CSEN    | WCOL  | TRF    |  |
| SIMD     | D7   | D6   | D5     | D4   | D3      | D2      | D1    | D0     |  |

**SPI Register List** 

### **SPI Data Register**

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the SPI bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the SPI bus, the device can read it from the SIMD register. Any transmission or reception of data from the SPI bus must be made via the SIMD register.

Rev. 1.20 120 November 20, 2019



#### SIMD Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | х   | Х   | Х   | Х   | Х   | х   | Х   | Х   |

"x": unknown

Bit  $7 \sim 0$  D7 $\sim$ D0: USIM SPI/I<sup>2</sup>C data register bit  $7 \sim$  bit 0

### **SPI Control Registers**

There are also two control registers for the SPI interface, SIMC0 and SIMC2. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC2 register is used for other control functions such as LSB/MSB selection, write collision flag etc.

#### SIMC0 Register

| Bit  | 7    | 6    | 5    | 4   | 3       | 2       | 1     | 0      |
|------|------|------|------|-----|---------|---------|-------|--------|
| Name | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| R/W  | R/W  | R/W  | R/W  | R/W | R/W     | R/W     | R/W   | R/W    |
| POR  | 1    | 1    | 1    | 0   | 0       | 0       | 0     | 0      |

Bit 7~5 SIM2~SIM0: USIM SPI/I<sup>2</sup>C Operating Mode Control

000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64 011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I<sup>2</sup>C operating mode of the USIM function. As well as selecting if the I<sup>2</sup>C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and f<sub>SUB</sub>. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 UMD: UART mode selection bit

0: SPI or I<sup>2</sup>C mode 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I<sup>2</sup>C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I<sup>2</sup>C mode.

Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection

These bits are only available when the USIM is configured to operate in the I<sup>2</sup>C mode. Refer to the I<sup>2</sup>C register section.

Bit 1 SIMEN: USIM SPI/I<sup>2</sup>C Enable Control

0: Disable 1: Enable

The bit is the overall on/off control for the USIM SPI/I<sup>2</sup>C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I<sup>2</sup>C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I<sup>2</sup>C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the

Rev. 1.20 121 November 20, 2019



previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I<sup>2</sup>C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I<sup>2</sup>C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Bit 0 SIMICF: USIM SPI Incomplete Flag

0: USIM SPI incomplete condition is not occurred

1: USIM SPI incomplete condition is occurred

This bit is only available when the USIM is configured to operate in an SPI slave mode. If the SPI operates in the slave mode with the SIMEN and CSEN bits both being set to 1 but the  $\overline{SCS}$  line is pulled high by the external master device before the SPI data transfer is completely finished, the SIMICF bit will be set to 1 together with the TRF bit. When this condition occurs, the corresponding interrupt will occur if the interrupt function is enabled. However, the TRF bit will not be set to 1 if the SIMICF bit is set to 1 by software application program.

#### SIMC2 Register

| Bit  | 7   | 6   | 5      | 4    | 3   | 2    | 1    | 0   |
|------|-----|-----|--------|------|-----|------|------|-----|
| Name | D7  | D6  | CKPOLB | CKEG | MLS | CSEN | WCOL | TRF |
| R/W  | R/W | R/W | R/W    | R/W  | R/W | R/W  | R/W  | R/W |
| POR  | 0   | 0   | 0      | 0    | 0   | 0    | 0    | 0   |

Bit 7~6 **D7~D6**: Undefined bits

These bits can be read or written by the application program.

Bit 5 **CKPOLB**: SPI clock line base condition selection

0: The SCK line will be high when the clock is inactive

1: The SCK line will be low when the clock is inactive

The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive.

Bit 4 CKEG: SPI SCK clock active edge type selection

CKPOLB=0

0: SCK is high base level and data capture at SCK rising edge

1: SCK is high base level and data capture at SCK falling edge

CKPOLB=1

0: SCK is low base level and data capture at SCK falling edge

1: SCK is low base level and data capture at SCK rising edge

The CKEG and CKPOLB bits are used to setup the way that the clock signal outputs and inputs data on the SPI bus. These two bits must be configured before data transfer is executed otherwise an erroneous clock edge may be generated. The CKPOLB bit determines the base condition of the clock line, if the bit is high, then the SCK line will be low when the clock is inactive. When the CKPOLB bit is low, then the SCK line will be high when the clock is inactive. The CKEG bit determines active clock edge type which depends upon the condition of CKPOLB bit.

Bit 3 MLS: SPI data shift order

0: LSB first

1: MSB first

This is the data shift select bit and is used to select how the data is transferred, either MSB or LSB first. Setting the bit high will select MSB first and low for LSB first.

Rev. 1.20 122 November 20, 2019



Bit 2 CSEN: SPI SCS pin control

0: Disable 1: Enable

The CSEN bit is used as an enable/disable for the  $\overline{SCS}$  pin. If this bit is low, then the  $\overline{SCS}$  pin will be disabled and placed into a floating condition. If the bit is high the  $\overline{SCS}$  pin will be enabled and used as a select pin.

Bit 1 WCOL: SPI write collision flag

0: No collision1: Collision

The WCOL flag is used to detect if a data collision has occurred. If this bit is high it means that data has been attempted to be written to the SIMD register during a data transfer operation. This writing operation will be ignored if data is being transferred. The bit can be cleared by the application program.

Bit 0 TRF: SPI Transmit/Receive complete flag

0: SPI data is being transferred


1: SPI data transmission is completed

The TRF bit is the Transmit/Receive Complete flag and is set "1" automatically when an SPI data transmission is completed, but must cleared to "0" by the application program. It can be used to generate an interrupt.

#### **SPI Communication**


After the SPI interface is enabled by setting the SIMEN bit high, then in the Master Mode, when data is written to the SIMD register, transmission/reception will begin simultaneously. When the data transfer is completed, the TRF flag will be set high automatically, but must be cleared using the application program. In the Slave Mode, when the clock signal from the master has been received, any data in the SIMD register will be transmitted and any data on the SDI pin will be shifted into the SIMD register. The master should output an  $\overline{SCS}$  signal to enable the slave devices before a clock signal is provided. The slave data to be transferred should be well prepared at the appropriate moment relative to the SCK signal depending upon the configurations of the CKPOLB bit and CKEG bit. The accompanying timing diagram shows the relationship between the slave data and SCK signal for various configurations of the CKPOLB and CKEG bits.

The SPI will continue to function in certain IDLE Modes if the clock source used by the SPI interface is still active.



Rev. 1.20 123 November 20, 2019






SPI Slave Mode Timing - CKEG=1

Rev. 1.20 124 November 20, 2019





**SPI Transfer Control Flowchart** 

#### SPI Bus Enable/Disable

To enable the SPI bus, set CSEN=1 and  $\overline{SCS}$ =0, then wait for data to be written into the SIMD (TXRX buffer) register. For the Master Mode, after data has been written to the SIMD (TXRX buffer) register, then transmission or reception will start automatically. When all the data has been transferred, the TRF bit should be set. For the Slave Mode, when clock pulses are received on SCK, data in the TXRX buffer will be shifted out and data on SDI will be shifted in.

When the SPI bus is disabled, SCK, SDI, SDO and SCS can become I/O pins or other pin-shared functions using the corresponding pin-shared control bits.

#### **SPI Operation Steps**

All communication is carried out using the 4-line interface for either Master or Slave Mode.

The CSEN bit in the SIMC2 register controls the overall function of the SPI interface. Setting this bit high will enable the SPI interface by allowing the  $\overline{SCS}$  line to be active, which can then be used to control the SPI interface. If the CSEN bit is low, the SPI interface will be disabled and the  $\overline{SCS}$  line will be in a floating condition and can therefore not be used for control of the SPI interface. If the CSEN bit and the SIMEN bit in the SIMC0 are set high, this will place the SDI line in a

Rev. 1.20 125 November 20, 2019



floating condition and the SDO line high. If in Master Mode the SCK line will be either high or low depending upon the clock polarity selection bit CKPOLB in the SIMC2 register. If in Slave Mode the SCK line will be in a floating condition. If the SIMEN bit is low, then the bus will be disabled and SCS, SDI, SDO and SCK will all become I/O pins or the other functions using the corresponding pin-shared control bits. In the Master Mode the Master will always generate the clock signal. The clock and data transmission will be initiated after data has been written into the SIMD register. In the Slave Mode, the clock signal will be received from an external master device for both data transmission and reception. The following sequences show the order to be followed for data transfer in both Master and Slave Mode.

#### **Master Mode:**

• Step 1

Select the SPI Master mode and clock source using the UMD and SIM2~SIM0 bits in the SIMC0 control register.

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Slave devices.

Step 3
 Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then use the SCK and  $\overline{SCS}$  lines to output the data. After this, go to step 5. For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.

• Step 5

Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.

• Step 6

Check the TRF bit or wait for an USIM SPI serial bus interrupt.

Step 7

Read data from the SIMD register.

• Step 8

Clear TRF.

• Step 9

Go to step 4.

#### Slave Mode:

• Step 1

Select the SPI Slave mode using the UMD and SIM2~SIM0 bits in the SIMC0 control register

• Step 2

Setup the CSEN bit and setup the MLS bit to choose if the data is MSB or LSB first, this setting must be the same with the Master devices.

• Step 3

Setup the SIMEN bit in the SIMC0 control register to enable the SPI interface.

• Step 4

For write operations: write the data to the SIMD register, which will actually place the data into the TXRX buffer. Then wait for the master clock SCK and  $\overline{SCS}$  signal. After this, go to step 5.

Rev. 1.20 126 November 20, 2019



For read operations: the data transferred in on the SDI line will be stored in the TXRX buffer until all the data has been received at which point it will be latched into the SIMD register.


- Step 5
   Check the WCOL bit if set high then a collision error has occurred so return to step 4. If equal to zero then go to the following step.
- Step 6
   Check the TRF bit or wait for an USIM SPI serial bus interrupt.
- Step 7
  Read data from the SIMD register.
- Step 8
  Clear TRF.
- Step 9
  Go to step 4.

#### **Error Detection**

The WCOL bit in the SIMC2 register is provided to indicate errors during data transfer. The bit is set by the SPI serial Interface but must be cleared by the application program. This bit indicates that a data collision has occurred which happens if a write to the SIMD register takes place during a data transfer operation and will prevent the write operation from continuing.

#### I<sup>2</sup>C Interface

The I<sup>2</sup>C interface is used to communicate with external peripheral devices such as sensors, EEPROM memory etc. Originally developed by Philips, it is a two line low speed serial interface for synchronous serial data transfer. The advantage of only two lines for communication, relatively simple communication protocol and the ability to accommodate multiple devices on the same bus has made it an extremely popular interface type for many applications.



I<sup>2</sup>C Master Slave Bus Connection


#### I<sup>2</sup>C Interface Operation

The I<sup>2</sup>C serial interface is a two line interface, a serial data line, SDA, and serial clock line, SCL. As many devices may be connected together on the same bus, their outputs are both open drain types. For this reason it is necessary that external pull-high resistors are connected to these outputs. Note that no chip select line exists, as each device on the I<sup>2</sup>C bus is identified by a unique address which will be transmitted and received on the I<sup>2</sup>C bus.


When two devices communicate with each other on the bidirectional I<sup>2</sup>C bus, one is known as the master device and one as the slave device. Both master and slave can transmit and receive data, however, it is the master device that has overall control of the bus. For the device, which only operates in slave mode, there are two methods of transferring data on the I<sup>2</sup>C bus, the slave transmit mode and the slave receive mode. The pull-high control function pin-shared with SCL/SDA pin is still applicable even if I<sup>2</sup>C device is activated and the related internal pull-high register could be controlled by its corresponding pull-high control register.

Rev. 1.20 127 November 20, 2019





I<sup>2</sup>C Block Diagram



I<sup>2</sup>C Interface Operation

The SIMDEB1 and SIMDEB0 bits determine the debounce time of the I2C interface. This uses the internal clock to in effect add a debounce time to the external clock to reduce the possibility of glitches on the clock line causing erroneous operation. The debounce time, if selected, can be chosen to be either 2 or 4 system clocks. To achieve the required I<sup>2</sup>C data transfer speed, there exists a relationship between the system clock, f<sub>SYS</sub>, and the I<sup>2</sup>C debounce time. For either the I<sup>2</sup>C Standard or Fast mode operation, users must take care of the selected system clock frequency and the configured debounce time to match the criterion shown in the following table.

| I <sup>2</sup> C Debounce Time Selection | I <sup>2</sup> C Standard Mode (100kHz) | I <sup>2</sup> C Fast Mode (400kHz) |
|------------------------------------------|-----------------------------------------|-------------------------------------|
| 2 system clock debounce                  | f <sub>SYS</sub> > 4MHz                 | f <sub>SYS</sub> > 10MHz            |
| 4 system clock debounce                  | f <sub>SYS</sub> > 8MHz                 | f <sub>SYS</sub> > 20MHz            |

I<sup>2</sup>C Minimum f<sub>SYS</sub> Frequency Requirement

Rev. 1.20 128 November 20, 2019



#### I<sup>2</sup>C Registers

There are three control registers associated with the I<sup>2</sup>C bus, SIMC0, SIMC1 and SIMTOC, one address register SIMA and one data register, SIMD. Note that the SIMC1, SIMD, SIMA and SIMTOC registers and their POR values are only available when the I<sup>2</sup>C mode is selected by properly configuring the UMD and SIM2~SIM0 bits in the SIMC0 register.

| Register |         | Bit    |         |         |         |         |         |         |  |  |  |
|----------|---------|--------|---------|---------|---------|---------|---------|---------|--|--|--|
| Name     | 7       | 6      | 5       | 4       | 3       | 2       | 1       | 0       |  |  |  |
| SIMC0    | SIM2    | SIM1   | SIM0    | UMD     | SIMDEB1 | SIMDEB0 | SIMEN   | SIMICF  |  |  |  |
| SIMC1    | HCF     | HAAS   | HBB     | HTX     | TXAK    | SRW     | IAMWU   | RXAK    |  |  |  |
| SIMD     | D7      | D6     | D5      | D4      | D3      | D2      | D1      | D0      |  |  |  |
| SIMA     | A6      | A5     | A4      | A3      | A2      | A1      | A0      | D0      |  |  |  |
| SIMTOC   | SIMTOEN | SIMTOF | SIMTOS5 | SIMTOS4 | SIMTOS3 | SIMTOS2 | SIMTOS1 | SIMTOS0 |  |  |  |

I<sup>2</sup>C Register List

#### I<sup>2</sup>C Data Register

The SIMD register is used to store the data being transmitted and received. The same register is used by both the SPI and I<sup>2</sup>C functions. Before the device writes data to the I<sup>2</sup>C bus, the actual data to be transmitted must be placed in the SIMD register. After the data is received from the I<sup>2</sup>C bus, the device can read it from the SIMD register. Any transmission or reception of data from the I<sup>2</sup>C bus must be made via the SIMD register.

#### SIMD Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7  | D6  | D5  | D4  | D3  | D2  | D1  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | Х   | Х   | Х   | Х   | х   | Х   | Х   | х   |

"x": unknown

Bit 7~0 **D7~D0**: USIM SPI/I<sup>2</sup>C data register bit  $7 \sim \text{bit } 0$ 

I<sup>2</sup>C Address Register

The SIMA register is also used by the SPI interface but has the name SIMC2. The SIMA register is the location where the 7-bit slave address of the slave device is stored. Bits 7~1 of the SIMA register define the device slave address. Bit 0 is not defined. When a master device, which is connected to the I<sup>2</sup>C bus, sends out an address, which matches the slave address in the SIMA register, the slave device will be selected.

#### SIMA Register

| Bit  | 7   | 6   | 5   | 4   | 3   | 2   | 1   | 0   |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | A6  | A5  | A4  | A3  | A2  | A1  | A0  | D0  |
| R/W  | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR  | 0   | 0   | 0   | 0   | 0   | 0   | 0   | 0   |

Bit  $7\sim 1$  **A6~A0**: I<sup>2</sup>C slave address

A6~A0 is the I2C slave address bit 6~bit 0.

Bit 0 **D0**: Reserved bit, can be read or written

#### I<sup>2</sup>C Control Registers

There are three control registers for the I<sup>2</sup>C interface, SIMC0, SIMC1 and SIMTOC. The SIMC0 register is used to control the enable/disable function and to set the data transmission clock frequency. The SIMC1 register contains the relevant flags which are used to indicate the I<sup>2</sup>C

Rev. 1.20 129 November 20, 2019



communication status. Another register, SIMTOC, is used to control the I<sup>2</sup>C time-out function and is described in the corresponding section.

#### SIMC0 Register

| Bit  | 7    | 6    | 5    | 4   | 3       | 2       | 1     | 0      |
|------|------|------|------|-----|---------|---------|-------|--------|
| Name | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| R/W  | R/W  | R/W  | R/W  | R/W | R/W     | R/W     | R/W   | R/W    |
| POR  | 1    | 1    | 1    | 0   | 0       | 0       | 0     | 0      |

Bit 7~5 SIM2~SIM0: USIM SPI/I2C Operating Mode Control

> 000: SPI master mode; SPI clock is f<sub>SYS</sub>/4 001: SPI master mode; SPI clock is f<sub>SYS</sub>/16 010: SPI master mode; SPI clock is f<sub>SYS</sub>/64 011: SPI master mode; SPI clock is f<sub>SUB</sub>

100: SPI master mode; SPI clock is PTM CCRP match frequency/2

101: SPI slave mode 110: I<sup>2</sup>C slave mode 111: Unused mode

When the UMD bit is cleared to zero, these bits setup the SPI or I<sup>2</sup>C operating mode of the USIM function. As well as selecting if the I2C or SPI function, they are used to control the SPI Master/Slave selection and the SPI Master clock frequency. The SPI clock is a function of the system clock but can also be chosen to be sourced from PTM and f<sub>SUB</sub>. If the SPI Slave Mode is selected then the clock will be supplied by an external Master device.

Bit 4 UMD: UART mode selection bit

> 0: SPI or I2C mode 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I<sup>2</sup>C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I2C mode.

#### SIMDEB1~SIMDEB0: I2C Debounce Time Selection Bit 3~2

00: Undefined

01: 2 system clock debounce 1x: 4 system clock debounce

These bits are used to select the I<sup>2</sup>C debounce time when the USIM is configured as the I<sup>2</sup>C interface function by clearing the UMD bit to "0" and the SIM2~SIM0 bits to "110".

#### Bit 1 SIMEN: USIM SPI/I2C Enable Control

0: Disable

1: Enable

The bit is the overall on/off control for the USIM SPI/I<sup>2</sup>C interface. When the SIMEN bit is cleared to zero to disable the USIM SPI/I<sup>2</sup>C interface, the SDI, SDO, SCK and SCS, or SDA and SCL lines will lose their SPI or I<sup>2</sup>C function and the USIM operating current will be reduced to a minimum value. When the bit is high the USIM SPI/I2C interface is enabled. If the USIM is configured to operate as an SPI interface via the UMD and SIM2~SIM0 bits, the contents of the SPI control registers will remain at the previous settings when the SIMEN bit changes from low to high and should therefore be first initialised by the application program. If the USIM is configured to operate as an I2C interface via the UMD and SIM2~SIM0 bits and the SIMEN bit changes from low to high, the contents of the I2C control bits such as HTX and TXAK will remain at the previous settings and should therefore be first initialised by the application program while the relevant I<sup>2</sup>C flags such as HCF, HAAS, HBB, SRW and RXAK will be set to their default states.

Rev. 1.20 130 November 20, 2019



#### Bit 0 SIMICF: USIM SPI Incomplete Flag

This bit is only available when the USIM is configured to operate in an SPI slave mode. Refer to the SPI register section.

#### SIMC1 Register

| Bit  | 7   | 6    | 5   | 4   | 3    | 2   | 1     | 0    |
|------|-----|------|-----|-----|------|-----|-------|------|
| Name | HCF | HAAS | HBB | HTX | TXAK | SRW | IAMWU | RXAK |
| R/W  | R   | R    | R   | R/W | R/W  | R   | R/W   | R    |
| POR  | 1   | 0    | 0   | 0   | 0    | 0   | 0     | 1    |

Bit 7 HCF: I<sup>2</sup>C Bus data transfer completion flag

0: Data is being transferred

1: Completion of an 8-bit data transfer

The HCF flag is the data transfer flag. This flag will be zero when data is being transferred. Upon completion of an 8-bit data transfer the flag will go high and an interrupt will be generated.

Bit 6 HAAS: I<sup>2</sup>C Bus address match flag

0: Not address match

1: Address match

The HAAS flag is the address match flag. This flag is used to determine if the slave device address is the same as the master transmit address. If the addresses match then this bit will be high, if there is no match then the flag will be low.

Bit 5 **HBB**: I<sup>2</sup>C Bus busy flag

0: I2C Bus is not busy

1: I<sup>2</sup>C Bus is busy

The HBB flag is the I<sup>2</sup>C busy flag. This flag will be "1" when the I<sup>2</sup>C bus is busy which will occur when a START signal is detected. The flag will be cleared to "0" when the bus is free which will occur when a STOP signal is detected.

Bit 4 HTX: I<sup>2</sup>C slave device is transmitter or receiver selection

0: Slave device is the receiver

1: Slave device is the transmitter

Bit 3 TXAK: I<sup>2</sup>C Bus transmit acknowledge flag

0: Slave send acknowledge flag

1: Slave do not send acknowledge flag

The TXAK bit is the transmit acknowledge flag. After the slave device receipt of 8 bits of data, this bit will be transmitted to the bus on the 9th clock from the slave device. The slave device must always set TXAK bit to "0" before further data is received.

Bit 2 SRW: I<sup>2</sup>C Slave Read/Write flag

0: Slave device should be in receive mode

1: Slave device should be in transmit mode

The SRW flag is the I<sup>2</sup>C Slave Read/Write flag. This flag determines whether the master device wishes to transmit or receive data from the I<sup>2</sup>C bus. When the transmitted address and slave address is match, that is when the HAAS flag is set high, the slave device will check the SRW flag to determine whether it should be in transmit mode or receive mode. If the SRW flag is high, the master is requesting to read data from the bus, so the slave device should be in transmit mode. When the SRW flag is zero, the master will write data to the bus, therefore the slave device should be in receive mode to read this data.

Bit 1 IAMWU: I<sup>2</sup>C Address Match Wake-up control

0: Disable

1: Enable

This bit should be set to 1 to enable the I<sup>2</sup>C address match wake up from the SLEEP or IDLE Mode. If the IAMWU bit has been set before entering either the SLEEP or IDLE mode to enable the I<sup>2</sup>C address match wake up, then this bit must be cleared by the application program after wake-up to ensure correction device operation.



Bit 0 **RXAK**: I<sup>2</sup>C Bus Receive acknowledge flag

0: Slave receive acknowledge flag


1: Slave does not receive acknowledge flag

The RXAK flag is the receiver acknowledge flag. When the RXAK flag is "0", it means that a acknowledge signal has been received at the 9th clock, after 8 bits of data have been transmitted. When the slave device in the transmit mode, the slave device checks the RXAK flag to determine if the master receiver wishes to receive the next byte. The slave transmitter will therefore continue sending out data until the RXAK flag is "1". When this occurs, the slave transmitter will release the SDA line to allow the master to send a STOP signal to release the I<sup>2</sup>C Bus.

#### I<sup>2</sup>C Bus Communication

Communication on the I<sup>2</sup>C bus requires four separate steps, a START signal, a slave device address transmission, a data transmission and finally a STOP signal. When a START signal is placed on the I<sup>2</sup>C bus, all devices on the bus will receive this signal and be notified of the imminent arrival of data on the bus. The first seven bits of the data will be the slave address with the first bit being the MSB. If the address of the slave device matches that of the transmitted address, the HAAS bit in the SIMC1 register will be set and an USIM interrupt will be generated. After entering the interrupt service routine, the slave device must first check the condition of the HAAS and SIMTOF bits to determine whether the interrupt source originates from an address match or from the completion of an 8-bit data transfer completion or from the I<sup>2</sup>C bus time-out occurrence. During a data transfer, note that after the 7-bit slave address has been transmitted, the following bit, which is the 8th bit, is the read/write bit whose value will be placed in the SRW bit. This bit will be checked by the slave device to determine whether to go into transmit or receive mode. Before any transfer of data to or from the I<sup>2</sup>C bus, the microcontroller must initialise the bus, the following are steps to achieve this:

- Step 1
   Set the UMD, SIM2~SIM0 and SIMEN bits in the SIMC0 register to "0", "110" and "1" respectively to enable the I<sup>2</sup>C bus.
- Step 2
   Write the slave address of the device to the I<sup>2</sup>C bus address register SIMA.
- Step 3
   Set the USIME interrupt enable bit of the interrupt control register to enable the USIM interrupt.



I<sup>2</sup>C Bus Initialisation Flow Chart

Rev. 1.20 132 November 20, 2019



#### I2C Bus Start Signal

The START signal can only be generated by the master device connected to the I<sup>2</sup>C bus and not by the slave device. This START signal will be detected by all devices connected to the I<sup>2</sup>C bus. When detected, this indicates that the I<sup>2</sup>C bus is busy and therefore the HBB bit will be set. A START condition occurs when a high to low transition on the SDA line takes place when the SCL line remains high.

#### I<sup>2</sup>C Slave Address

The transmission of a START signal by the master will be detected by all devices on the I<sup>2</sup>C bus. To determine which slave device the master wishes to communicate with, the address of the slave device will be sent out immediately following the START signal. All slave devices, after receiving this 7-bit address data, will compare it with their own 7-bit slave address. If the address sent out by the master matches the internal address of the microcontroller slave device, then an internal USIM I<sup>2</sup>C bus interrupt signal will be generated. The next bit following the address, which is the 8th bit, defines the read/write status and will be saved to the SRW bit of the SIMC1 register. The slave device will then transmit an acknowledge bit, which is a low level, as the 9th bit. The slave device will also set the status flag HAAS when the addresses match.

As an USIM I<sup>2</sup>C bus interrupt can come from three sources, when the program enters the interrupt subroutine, the HAAS and SIMTOF bits should be examined to see whether the interrupt source has come from a matching slave address or from the completion of a data byte transfer or from the I<sup>2</sup>C bus time-out occurrence. When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

#### I<sup>2</sup>C Bus Read/Write Signal

The SRW bit in the SIMC1 register defines whether the master device wishes to read data from the I<sup>2</sup>C bus or write data to the I<sup>2</sup>C bus. The slave device should examine this bit to determine if it is to be a transmitter or a receiver. If the SRW flag is "1" then this indicates that the master device wishes to read data from the I<sup>2</sup>C bus, therefore the slave device must be setup to send data to the I<sup>2</sup>C bus as a transmitter. If the SRW flag is "0" then this indicates that the master wishes to send data to the I<sup>2</sup>C bus, therefore the slave device must be setup to read data from the I<sup>2</sup>C bus as a receiver.

### I<sup>2</sup>C Bus Slave Address Acknowledge Signal

After the master has transmitted a calling address, any slave device on the I<sup>2</sup>C bus, whose own internal address matches the calling address, must generate an acknowledge signal. The acknowledge signal will inform the master that a slave device has accepted its calling address. If no acknowledge signal is received by the master then a STOP signal must be transmitted by the master to end the communication. When the HAAS flag is high, the addresses have matched and the slave device must check the SRW flag to determine if it is to be a transmitter or a receiver. If the SRW flag is high, the slave device should be setup to be a transmitter so the HTX bit in the SIMC1 register should be set to "1". If the SRW flag is low, then the microcontroller slave device should be setup as a receiver and the HTX bit in the SIMC1 register should be cleared to "0".

### I<sup>2</sup>C Bus Data and Acknowledge Signal


The transmitted data is 8-bit wide and is transmitted after the slave device has acknowledged receipt of its slave address. The order of serial bit transmission is the MSB first and the LSB last. After receipt of 8 bits of data, the receiver must transmit an acknowledge signal, level "0", before it can receive the next data byte. If the slave transmitter does not receive an acknowledge bit signal from the master receiver, then the slave transmitter will release the SDA line to allow the master to send

Rev. 1.20 133 November 20, 2019



a STOP signal to release the I<sup>2</sup>C Bus. The corresponding data will be stored in the SIMD register. If setup as a transmitter, the slave device must first write the data to be transmitted into the SIMD register. If setup as a receiver, the slave device must read the transmitted data from the SIMD register.

When the slave receiver receives the data byte, it must generate an acknowledge bit, known as TXAK, on the 9th clock. The slave device, which is setup as a transmitter will check the RXAK bit in the SIMC1 register to determine if it is to send another data byte, if not then it will release the SDA line and await the receipt of a STOP signal from the master.




I<sup>2</sup>C Communication Timing Diagram

Note: When a slave address is matched, the device must be placed in either the transmit mode and then write data to the SIMD register, or in the receive mode where it must implement a dummy read from the SIMD register to release the SCL line.

Rev. 1.20 134 November 20, 2019






I<sup>2</sup>C Bus ISR Flow Chart

#### I<sup>2</sup>C Time-out Control

In order to reduce the problem of  $I^2C$  lockup due to reception of erroneous clock sources, a time-out function is provided. If the clock source to the  $I^2C$  is not received for a while, then the  $I^2C$  circuitry and registers will be reset after a certain time-out period. The time-out counter starts counting on an  $I^2C$  bus "START" & "address match" condition, and is cleared by an SCL falling edge. Before the next SCL falling edge arrives, if the time elapsed is greater than the time-out setup by the SIMTOC register, then a time-out condition will occur. The time-out function will stop when an  $I^2C$  "STOP" condition occurs.

Rev. 1.20 135 November 20, 2019





When an I<sup>2</sup>C time-out counter overflow occurs, the counter will stop and the SIMTOEN bit will be cleared to zero and the SIMTOF bit will be set high to indicate that a time-out condition has occurred. The time-out condition will also generate an interrupt which uses the USIM interrupt vector. When an I<sup>2</sup>C time-out occurs, the I<sup>2</sup>C internal circuitry will be reset and the registers will be reset into the following condition:

| Registers         | After I <sup>2</sup> C Time-out |
|-------------------|---------------------------------|
| SIMD, SIMA, SIMC0 | No change                       |
| SIMC1             | Reset to POR condition          |

I<sup>2</sup>C Registers after Time-out

The SIMTOF flag can be cleared by the application program. There are 64 time-out periods which can be selected using SIMTOS bit field in the SIMTOC register. The time-out time is given by the formula:  $((1\sim64)\times32)/f_{SUB}$ . This gives a time-out period which ranges from about 1ms to 64ms.

#### SIMTOC Register

| Bit  | 7       | 6      | 5       | 4       | 3       | 2       | 1       | 0       |
|------|---------|--------|---------|---------|---------|---------|---------|---------|
| Name | SIMTOEN | SIMTOF | SIMTOS5 | SIMTOS4 | SIMTOS3 | SIMTOS2 | SIMTOS1 | SIMTOS0 |
| R/W  | R/W     | R/W    | R/W     | R/W     | R/W     | R/W     | R/W     | R/W     |
| POR  | 0       | 0      | 0       | 0       | 0       | 0       | 0       | 0       |

Bit 7 **SIMTOEN**: USIM I<sup>2</sup>C Time-out control

0: Disable 1: Enable

Bit 6 SIMTOF: USIM I<sup>2</sup>C Time-out flag

0: No time-out occurred1: Time-out occurred

This bit is set high when time-out occurs and can only be cleared by application program.

Bit 5~0 **SIMTOS5~SIMTOS0**: USIM I<sup>2</sup>C Time-out period selection

I<sup>2</sup>C time-out clock source is f<sub>SUB</sub>/32.

 $I^2C$  time-out time is equal to (SIMTOS[5:0]+1)×(32/ $f_{SUB}$ ).

Rev. 1.20 136 November 20, 2019




#### **UART Interface**

The device contains an integrated full-duplex asynchronous serial communications UART interface that enables communication with external devices that contain a serial interface. The UART function has many features and can transmit and receive data serially by transferring a frame of data with eight or nine data bits per transmission as well as being able to detect errors when the data is overwritten or incorrectly framed. The UART function shares the same internal interrupt vector with the SPI and I<sup>2</sup>C interfaces which can be used to indicate when a reception occurs or when a transmission terminates.

The integrated UART function contains the following features:

- Full-duplex, asynchronous communication
- 8 or 9 bits character length
- · Even, odd or no parity options
- · One or two stop bits
- Baud rate generator with 8-bit prescaler
- · Parity, framing, noise and overrun error detection
- Support for interrupt on address detect (last character bit=1)
- · Separately enabled transmitter and receiver
- · 2-byte Deep FIFO Receive Data Buffer
- · RX pin wake-up function
- Transmit and receive interrupts
- Interrupts can be triggered by the following conditions:
  - Transmitter Empty
  - · Transmitter Idle
  - Receiver Full
  - · Receiver Overrun
  - Address Mode Detect



**UART Data Transfer Block Diagram** 

#### **UART External Pins**

To communicate with an external serial interface, the internal UART has two external pins known as TX and RX. The TX and RX pins are the UART transmitter and receiver pins respectively. The TX and RX pin function should first be selected by the corresponding pin-shared function selection register before the UART function is used. Along with the UMD bit, the UREN bit, the UTXEN and URXEN bits, if set, will setup these pins to their respective TX output and RX input conditions and disable any pull-high resistor option which may exist on the TX and RX pins. When the TX or RX

Rev. 1.20 137 November 20, 2019



pin function is disabled by clearing the UMD, UREN, UTXEN or URXEN bit, the TX or RX pin will be set to a floating state. At this time whether the internal pull-high resistor is connected to the TX or RX pin or not is determined by the corresponding I/O pull-high function control bit.

#### **UART Data Transfer Scheme**

The above block diagram shows the overall data transfer structure arrangement for the UART. The actual data to be transmitted from the MCU is first transferred to the UTXR\_RXR register by the application program. The data will then be transferred to the Transmit Shift Register from where it will be shifted out, LSB first, onto the TX pin at a rate controlled by the Baud Rate Generator. Only the UTXR\_RXR register is mapped onto the MCU Data Memory, the Transmit Shift Register is not mapped and is therefore inaccessible to the application program.

Data to be received by the UART is accepted on the external RX pin, from where it is shifted in, LSB first, to the Receiver Shift Register at a rate controlled by the Baud Rate Generator. When the shift register is full, the data will then be transferred from the shift register to the internal UTXR\_RXR register, where it is buffered and can be manipulated by the application program. Only the UTXR\_RXR register is mapped onto the MCU Data Memory, the Receiver Shift Register is not mapped and is therefore inaccessible to the application program.

It should be noted that the actual register for data transmission and reception only exists as a single shared register in the Data Memory. This shared register known as the UTXR\_RXR register is used for both data transmission and data reception.

#### **UART Status and Control Registers**

There are six control registers associated with the UART function. The UMD bit in the SIMC0 register can be used to select the UART mode. The UUSR, UUCR1 and UUCR2 registers control the overall function of the UART, while the UBRG register controls the Baud rate. The actual data to be transmitted and received on the serial interface is managed through the UTXR\_RXR data register. Note that UART related registers and their POR values are only available when the UART mode is selected by setting the UMD bit in the SIMC0 register to "1".

| Register | Bit    |        |        |        |         |         |        |        |  |  |  |
|----------|--------|--------|--------|--------|---------|---------|--------|--------|--|--|--|
| Name     | 7      | 6      | 5      | 4      | 3       | 2       | 1      | 0      |  |  |  |
| SIMC0    | SIM2   | SIM1   | SIM0   | UMD    | SIMDEB1 | SIMDEB0 | SIMEN  | SIMICF |  |  |  |
| UUSR     | UPERR  | UNF    | UFERR  | UOERR  | URIDLE  | URXIF   | UTIDLE | UTXIF  |  |  |  |
| UUCR1    | UREN   | UBNO   | UPREN  | UPRT   | USTOPS  | UTXBRK  | URX8   | UTX8   |  |  |  |
| UUCR2    | UTXEN  | URXEN  | UBRGH  | UADDEN | UWAKE   | URIE    | UTIIE  | UTEIE  |  |  |  |
| UTXR_RXR | UTXRX7 | UTXRX6 | UTXRX5 | UTXRX4 | UTXRX3  | UTXRX2  | UTXRX1 | UTXRX0 |  |  |  |
| UBRG     | UBRG7  | UBRG6  | UBRG5  | UBRG4  | UBRG3   | UBRG2   | UBRG1  | UBRG0  |  |  |  |

**UART Register List** 

#### SIMC0 Register

| Bit  | 7    | 6    | 5    | 4   | 3       | 2       | 1     | 0      |
|------|------|------|------|-----|---------|---------|-------|--------|
| Name | SIM2 | SIM1 | SIM0 | UMD | SIMDEB1 | SIMDEB0 | SIMEN | SIMICF |
| R/W  | R/W  | R/W  | R/W  | R/W | R/W     | R/W     | R/W   | R/W    |
| POR  | 1    | 1    | 1    | 0   | 0       | 0       | 0     | 0      |

Bit 7~5 SIM2~SIM0: USIM SPI/I<sup>2</sup>C Operating Mode Control

When the UMD bit is cleared to zero, these bits setup the SPI or I<sup>2</sup>C operating mode of the USIM function. Refer to the SPI or I<sup>2</sup>C register section for more details.

Rev. 1.20 138 November 20, 2019



Bit 4 UMD: UART mode selection bit

0: SPI or I<sup>2</sup>C mode 1: UART mode

This bit is used to select the UART mode. When this bit is cleared to zero, the actual SPI or I<sup>2</sup>C mode can be selected using the SIM2~SIM0 bits. Note that the UMD bit must be cleared to zero for SPI or I<sup>2</sup>C mode.

Bit 3~2 **SIMDEB1~SIMDEB0**: I<sup>2</sup>C Debounce Time Selection

Refer to the I2C register section.

Bit 1 SIMEN: USIM SPI/I<sup>2</sup>C Enable Control

This bit is only available when the USIM is configured to operate in an SPI or I<sup>2</sup>C mode with the UMD bit cleared to zero. Refer to the SPI or I<sup>2</sup>C register section for

more details.

Bit 0 SIMICF: USIM SPI Incomplete Flag

Refer to the SPI register section.

#### UUSR Register

The UUSR register is the status register for the UART, which can be read by the program to determine the present status of the UART. All flags within the UUSR register are read only. Further explanation on each of the flags is given below:

| Bit  | 7     | 6   | 5     | 4     | 3      | 2     | 1      | 0     |
|------|-------|-----|-------|-------|--------|-------|--------|-------|
| Name | UPERR | UNF | UFERR | UOERR | URIDLE | URXIF | UTIDLE | UTXIF |
| R/W  | R     | R   | R     | R     | R      | R     | R      | R     |
| POR  | 0     | 0   | 0     | 0     | 1      | 0     | 1      | 1     |

Bit 7 **UPERR**: Parity error flag

0: No parity error is detected

1: Parity error is detected

The UPERR flag is the parity error flag. When this read only flag is "0", it indicates a parity error has not been detected. When the flag is "1", it indicates that the parity of the received word is incorrect. This error flag is applicable only if Parity mode (odd or even) is selected. The flag can also be cleared by a software sequence which involves a read to the status register UUSR followed by an access to the UTXR\_RXR data register.

Bit 6 UNF: Noise flag

0: No noise is detected

1: Noise is detected

The UNF flag is the noise flag. When this read only flag is "0", it indicates no noise condition. When the flag is "1", it indicates that the UART has detected noise on the receiver input. The UNF flag is set during the same cycle as the URXIF flag but will not be set in the case of as overrun. The UNF flag can be cleared by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR RXR data register.

Bit 5 UFERR: Framing error flag

0: No framing error is detected

1: Framing error is detected

The UFERR flag is the framing error flag. When this read only flag is "0", it indicates that there is no framing error. When the flag is "1", it indicates that a framing error has been detected for the current character. The flag can also be cleared by a software sequence which will involve a read to the status register UUSR followed by an access to the UTXR\_RXR data register.



#### Bit 4 **UOERR**: Overrun error flag

0: No overrun error is detected

1: Overrun error is detected

The UOERR flag is the overrun error flag which indicates when the receiver buffer has overflowed. When this read only flag is "0", it indicates that there is no overrun error. When the flag is "1", it indicates that an overrun error occurs which will inhibit further transfers to the UTXR\_RXR receive data register. The flag is cleared by a software sequence, which is a read to the status register UUSR followed by an access to the UTXR\_RXR data register.

#### Bit 3 URIDLE: Receiver status

0: Data reception is in progress (Data being received)

1: No data reception is in progress (Receiver is idle)

The URIDLE flag is the receiver status flag. When this read only flag is "0", it indicates that the receiver is between the initial detection of the start bit and the completion of the stop bit. When the flag is "1", it indicates that the receiver is idle. Between the completion of the stop bit and the detection of the next start bit, the URIDLE bit is "1" indicating that the UART receiver is idle and the RX pin stays in logic high condition.

#### Bit 2 URXIF: Receive UTXR RXR data register status

0: UTXR RXR data register is empty

1: UTXR RXR data register has available data

The URXIF flag is the receive data register status flag. When this read only flag is "0", it indicates that the UTXR\_RXR read data register is empty. When the flag is "1", it indicates that the UTXR\_RXR read data register contains new data. When the contents of the shift register are transferred to the UTXR\_RXR register, an interrupt is generated if URIE=1 in the UUCR2 register. If one or more errors are detected in the received word, the appropriate receive-related flags UNF, UFERR, and/or UPERR are set within the same clock cycle. The URXIF flag will eventually be cleared when the UUSR register is read with URXIF set, followed by a read from the UTXR\_RXR register, and if the UTXR\_RXR register has no more new data available.

#### Bit 1 UTIDLE: Transmission idle

0: Data transmission is in progress (Data being transmitted)

1: No data transmission is in progress (Transmitter is idle)

The UTIDLE flag is known as the transmission complete flag. When this read only flag is "0", it indicates that a transmission is in progress. This flag will be set high when the UTXIF flag is "1" and when there is no transmit data or break character being transmitted. When UTIDLE is equal to "1", the TX pin becomes idle with the pin state in logic high condition. The UTIDLE flag is cleared by reading the UUSR register with UTIDLE set and then writing to the UTXR\_RXR register. The flag is not generated when a data character or a break is queued and ready to be sent.

### Bit 0 UTXIF: Transmit UTXR\_RXR data register status

0: Character is not transferred to the transmit shift register

1: Character has transferred to the transmit shift register (UTXR\_RXR data register is empty)

The UTXIF flag is the transmit data register empty flag. When this read only flag is "0", it indicates that the character is not transferred to the transmitter shift register. When the flag is "1", it indicates that the transmitter shift register has received a character from the UTXR\_RXR data register. The UTXIF flag is cleared by reading the UART status register (UUSR) with UTXIF set and then writing to the UTXR\_RXR data register. Note that when the UTXEN bit is set, the UTXIF flag bit will also be set since the transmit data register is not yet full.

Rev. 1.20 140 November 20, 2019



#### UUCR1 Register

The UUCR1 register together with the UUCR2 register are the two UART control registers that are used to set the various options for the UART function, such as overall on/off control, parity control, data transfer bit length etc. Further explanation on each of the bits is given below:

| Bit  | 7    | 6    | 5     | 4    | 3      | 2      | 1    | 0    |
|------|------|------|-------|------|--------|--------|------|------|
| Name | UREN | UBNO | UPREN | UPRT | USTOPS | UTXBRK | URX8 | UTX8 |
| R/W  | R/W  | R/W  | R/W   | R/W  | R/W    | R/W    | R    | W    |
| POR  | 0    | 0    | 0     | 0    | 0      | 0      | Х    | 0    |

"x": unknown

Bit 7 UREN: UART function enable control

0: Disable UART TX and RX pins are in a floating state

1: Enable UART TX and RX pins function as UART pins

The UREN bit is the UART enable bit. When this bit is equal to "0", the UART will be disabled and the RX pin as well as the TX pin will be set in a floating state. When the bit is equal to "1", the UART will be enabled if the UMD bit is set and the TX and RX pins will function as defined by the UTXEN and URXEN enable control bits.

When the UART is disabled, it will empty the buffer so any character remaining in the buffer will be discarded. In addition, the value of the baud rate counter will be reset. If the UART is disabled, all error and status flags will be reset. Also the UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF bits will be cleared, while the UTIDLE, UTXIF and URIDLE bits will be set. Other control bits in UUCR1, UUCR2 and UBRG registers will remain unaffected. If the UART is active and the UREN bit is cleared, all pending transmissions and receptions will be terminated and the module will be reset as defined above. When the UART is reenabled, it will restart in the same configuration.

Bit 6 UBNO: Number of data transfer bits selection

0: 8-bit data transfer

1: 9-bit data transfer

This bit is used to select the data length format, which can have a choice of either 8-bit or 9-bit format. When this bit is equal to "1", a 9-bit data length format will be selected. If the bit is equal to "0", then an 8-bit data length format will be selected. If 9-bit data length format is selected, then bits URX8 and UTX8 will be used to store the 9th bit of the received and transmitted data respectively.

Bit 5 UPREN: Parity function enable control

0: Parity function is disabled

1: Parity function is enabled

This is the parity enable bit. When this bit is equal to "1", the parity function will be enabled. If the bit is equal to "0", then the parity function will be disabled.

Bit 4 **UPRT**: Parity type selection bit

0: Even parity for parity generator

1: Odd parity for parity generator

This bit is the parity type selection bit. When this bit is equal to "1", odd parity type will be selected. If the bit is equal to "0", then even parity type will be selected.

Bit 3 USTOPS: Number of Stop bits selection

0: One stop bit format is used

1: Two stop bits format is used

This bit determines if one or two stop bits are to be used. When this bit is equal to "1", two stop bits are used. If this bit is equal to "0", then only one stop bit is used.

Bit 2 UTXBRK: Transmit break character

0: No break character is transmitted

1: Break characters transmit

The UTXBRK bit is the Transmit Break Character bit. When this bit is "0", there are no break characters and the TX pin operates normally. When the bit is "1", there are



transmit break characters and the transmitter will send logic zeros. When this bit is equal to "1", after the buffered data has been transmitted, the transmitter output is held low for a minimum of a 13-bit length and until the UTXBRK bit is reset.

Bit 1 URX8: Receive data bit 8 for 9-bit data transfer format (read only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the received data known as URX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

Bit 0 UTX8: Transmit data bit 8 for 9-bit data transfer format (write only)

This bit is only used if 9-bit data transfers are used, in which case this bit location will store the 9th bit of the transmitted data known as UTX8. The UBNO bit is used to determine whether data transfers are in 8-bit or 9-bit format.

#### UUCR2 Register

The UUCR2 register is the second of the two UART control registers and serves several purposes. One of its main functions is to control the basic enable/disable operation of the UART Transmitter and Receiver as well as enabling the various USIM UART mode interrupt sources. The register also serves to control the baud rate speed, receiver wake-up enable and the address detect enable. Further explanation on each of the bits is given below:

| Bit  | 7     | 6     | 5     | 4      | 3     | 2    | 1     | 0     |
|------|-------|-------|-------|--------|-------|------|-------|-------|
| Name | UTXEN | URXEN | UBRGH | UADDEN | UWAKE | URIE | UTIIE | UTEIE |
| R/W  | R/W   | R/W   | R/W   | R/W    | R/W   | R/W  | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0      | 0     | 0    | 0     | 0     |

Bit 7 UTXEN: UART Transmitter enabled control

0: UART transmitter is disabled

1: UART transmitter is enabled

The bit named UTXEN is the Transmitter Enable Bit. When this bit is equal to "0", the transmitter will be disabled with any pending data transmissions being aborted. In addition the buffers will be reset. In this situation the TX pin will be set in a floating state.

If the UTXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the transmitter will be enabled and the TX pin will be controlled by the UART. Clearing the UTXEN bit during a transmission will cause the data transmission to be aborted and will reset the transmitter. If this situation occurs, the TX pin will be set in a floating state.

Bit 6 URXEN: UART Receiver enabled control

0: UART receiver is disabled

1: UART receiver is enabled

The bit named URXEN is the Receiver Enable Bit. When this bit is equal to "0", the receiver will be disabled with any pending data receptions being aborted. In addition the receive buffers will be reset. In this situation the RX pin will be set in a floating state. If the URXEN bit is equal to "1" and the UMD and UREN bit are also equal to "1", the receiver will be enabled and the RX pin will be controlled by the UART. Clearing the URXEN bit during a reception will cause the data reception to be aborted and will reset the receiver. If this situation occurs, the RX pin will be set in a floating state.

Bit 5 UBRGH: Baud Rate speed selection

0: Low speed baud rate

1: High speed baud rate

The bit named UBRGH selects the high or low speed mode of the Baud Rate Generator. This bit, together with the value placed in the baud rate register UBRG, controls the Baud Rate of the UART. If this bit is equal to "1", the high speed mode is selected. If the bit is equal to "0", the low speed mode is selected.

Rev. 1.20 142 November 20, 2019



Bit 4 UADDEN: Address detect function enable control

0: Address detect function is disabled

1: Address detect function is enabled

The bit named UADDEN is the address detect function enable control bit. When this bit is equal to "1", the address detect function is enabled. When it occurs, if the 8th bit, which corresponds to URX7 if UBNO=0 or the 9th bit, which corresponds to URX8 if UBNO=1, has a value of "1", then the received word will be identified as an address, rather than data. If the corresponding interrupt is enabled, an interrupt request will be generated each time the received word has the address bit set, which is the 8th or 9th bit depending on the value of UBNO. If the address bit known as the 8th or 9th bit of the received word is "0" with the address detect function being enabled, an interrupt will not be generated and the received data will be discarded.

Bit 3 UWAKE: RX pin wake-up UART function enable control

0: RX pin wake-up UART function is disabled

1: RX pin wake-up UART function is enabled

This bit is used to control the wake-up UART function when a falling edge on the RX pin occurs. Note that this bit is only available when the UART clock  $(f_H)$  is switched off. There will be no RX pin wake-up UART function if the UART clock  $(f_H)$  exists. If the UWAKE bit is set to 1 as the UART clock  $(f_H)$  is switched off, a UART wake-up request will be initiated when a falling edge on the RX pin occurs. When this request happens and the corresponding interrupt is enabled, an RX pin wake-up UART interrupt will be generated to inform the MCU to wake up the UART function by switching on the UART clock  $(f_H)$  via the application program. Otherwise, the UART function cannot resume even if there is a falling edge on the RX pin when the UWAKE bit is cleared to 0.

Bit 2 URIE: Receiver interrupt enable control

0: Receiver related interrupt is disabled

1: Receiver related interrupt is enabled

This bit enables or disables the receiver interrupt. If this bit is equal to "1" and when the receiver overrun flag UOERR or receive data available flag URXIF is set, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UOERR or URXIF flags.

Bit 1 UTIIE: Transmitter Idle interrupt enable control

0: Transmitter idle interrupt is disabled

1: Transmitter idle interrupt is enabled

This bit enables or disables the transmitter idle interrupt. If this bit is equal to "1" and when the transmitter idle flag UTIDLE is set, due to a transmitter idle condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTIDLE flag.

Bit 0 UTEIE: Transmitter Empty interrupt enable control

0: Transmitter empty interrupt is disabled

1: Transmitter empty interrupt is enabled

This bit enables or disables the transmitter empty interrupt. If this bit is equal to "1" and when the transmitter empty flag UTXIF is set, due to a transmitter empty condition, the USIM interrupt request flag USIMF will be set. If this bit is equal to "0", the USIM interrupt request flag USIMF will not be influenced by the condition of the UTXIF flag.

Rev. 1.20 143 November 20, 2019



#### UTXR RXR Register

The UTXR\_RXR register is the data register which is used to store the data to be transmitted on the TX pin or being received from the RX pin.

| Bit  | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | UTXRX7 | UTXRX6 | UTXRX5 | UTXRX4 | UTXRX3 | UTXRX2 | UTXRX1 | UTXRX0 |
| R/W  | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | Х      | Х      | Х      | Х      | Х      | Х      | Х      | Х      |

"x": unknown

Bit 7~0 UTXRX7~UTXRX0: UART Transmit/Receive Data bit 7 ~ bit 0

### UBRG Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | UBRG7 | UBRG6 | UBRG5 | UBRG4 | UBRG3 | UBRG2 | UBRG1 | UBRG0 |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | Х     | Х     | Х     | Х     | Х     | Х     | Х     | Х     |

"x": unknown

Bit 7~0 **UBRG7~UBRG0**: Baud Rate values

By programming the UBRGH bit in UUCR2 Register which allows selection of the related formula described above and programming the required value in the UBRG register, the required baud rate can be setup.

Note: Baud rate= $f_H/[64\times(N+1)]$  if UBRGH=0. Baud rate= $f_H/[16\times(N+1)]$  if UBRGH=1.

#### **Baud Rate Generator**

To setup the speed of the serial data communication, the UART function contains its own dedicated baud rate generator. The baud rate is controlled by its own internal free running 8-bit timer, the period of which is determined by two factors. The first of these is the value placed in the baud rate register UBRG and the second is the value of the UBRGH bit with the control register UUCR2. The UBRGH bit decides if the baud rate generator is to be used in a high speed mode or low speed mode, which in turn determines the formula that is used to calculate the baud rate. The value N in the UBRG register which is used in the following baud rate calculation formula determines the division factor. Note that N is the decimal value placed in the UBRG register and has a range of between 0 and 255.

| UUCR2 UBRGH Bit | 0                          | 1                          |
|-----------------|----------------------------|----------------------------|
| Baud Rate (BR)  | f <sub>H</sub> /[64 (N+1)] | f <sub>H</sub> /[16 (N+1)] |

By programming the UBRGH bit which allows selection of the related formula and programming the required value in the UBRG register, the required baud rate can be setup. Note that because the actual baud rate is determined using a discrete value, N, placed in the UBRG register, there will be an error associated between the actual and requested value. The following example shows how the UBRG register value N and the error value can be calculated.

#### Calculating the Baud Rate and Error Values

For a clock frequency of 4MHz, and with UBRGH cleared to zero determine the UBRG register value N, the actual baud rate and the error value for a desired baud rate of 4800.

From the above table the desired band rate  $BR=f_H/[64 (N+1)]$ 

Re-arranging this equation gives  $N=[f_H/(BR\times64)] - 1$ 

Giving a value for N=[4000000/(4800×64)] - 1=12.0208

To obtain the closest value, a decimal value of 12 should be placed into the UBRG register. This

Rev. 1.20 144 November 20, 2019



gives an actual or calculated baud rate value of BR= $4000000/[64\times(12+1)]=4808$ Therefore the error is equal to (4808 - 4800)/4800=0.16%

#### **UART Setup and Control**

For data transfer, the UART function utilizes a non-return-to-zero, more commonly known as NRZ, format. This is composed of one start bit, eight or nine data bits, and one or two stop bits. Parity is supported by the UART hardware, and can be setup to be even, odd or no parity. For the most common data format, 8 data bits along with no parity and one stop bit, denoted as 8, N, 1, is used as the default setting, which is the setting at power-on. The number of data bits and stop bits, along with the parity, are setup by programming the corresponding UBNO, UPRT, UPREN, and USTOPS bits in the UUCR1 register. The baud rate used to transmit and receive data is setup using the internal 8-bit baud rate generator, while the data is transmitted and received LSB first. Although the UART transmitter and receiver are functionally independent, they both use the same data format and baud rate. In all cases stop bits will be used for data transmission.

### **Enabling/Disabling the UART Interface**

The basic on/off function of the internal UART function is controlled using the UREN bit in the UUCR1 register. When the UART mode is selected by setting the UMD bit in the SIMC0 register to "1", if the UREN, UTXEN and URXEN bits are set, then these two UART pins will act as normal TX output pin and RX input pin respectively. If no data is being transmitted on the TX pin, then it will default to a logic high value.

Clearing the UREN bit will disable the TX and RX pins and allow these two pins to be used as normal I/O or other pin-shared functional pins by configuring the corresponding pin-shared control bits. When the UART function is disabled the buffer will be reset to an empty condition, at the same time discarding any remaining residual data. Disabling the UART will also reset the error and status flags with bits UTXEN, URXEN, UTXBRK, URXIF, UOERR, UFERR, UPERR and UNF being cleared while bits UTIDLE, UTXIF and URIDLE will be set. The remaining control bits in the UUCR1, UUCR2 and UBRG registers will remain unaffected. If the UREN bit in the UUCR1 register is cleared while the UART is active, then all pending transmissions and receptions will be immediately suspended and the UART will be reset to a condition as defined above. If the UART is then subsequently re-enabled, it will restart again in the same configuration.

### **Data, Parity and Stop Bit Selection**


The format of the data to be transferred is composed of various factors such as data bit length, parity on/off, parity type, address bits and the number of stop bits. These factors are determined by the setup of various bits within the UUCR1 register. The UBNO bit controls the number of data bits which can be set to either 8 or 9, the UPRT bit controls the choice of odd or even parity, the UPREN bit controls the parity on/off function and the USTOPS bit decides whether one or two stop bits are to be used. The following table shows various formats for data transmission. The address bit, which is the MSB of the data byte, identifies the frame as an address character or data if the address detect function is enabled. The number of stop bits, which can be either one or two, is independent of the data length and is only used for the transmitter. There is only one stop bit for the receiver.

Rev. 1.20 145 November 20, 2019



| Start Bit        | Data Bits                     | Address Bit Parity Bit |   | Stop Bit |  |  |  |  |  |  |
|------------------|-------------------------------|------------------------|---|----------|--|--|--|--|--|--|
| Example of 8-bit | Example of 8-bit Data Formats |                        |   |          |  |  |  |  |  |  |
| 1                | 8                             | 0                      | 0 | 1        |  |  |  |  |  |  |
| 1                | 7                             | 0                      | 1 | 1        |  |  |  |  |  |  |
| 1                | 7                             | 1                      | 0 | 1        |  |  |  |  |  |  |
| Example of 9-bit | Data Formats                  |                        |   |          |  |  |  |  |  |  |
| 1                | 9                             | 0                      | 0 | 1        |  |  |  |  |  |  |
| 1                | 8                             | 0                      | 1 | 1        |  |  |  |  |  |  |
| 1                | 8                             | 1                      | 0 | 1        |  |  |  |  |  |  |

Transmitter Receiver Data FormatThe following diagram shows the transmit and receive waveforms for both 8-bit and 9-bit data formats.



#### **UART Transmitter**

Data word lengths of either 8 or 9 bits can be selected by programming the UBNO bit in the UUCR1 register. When UBNO bit is set, the word length will be set to 9 bits. In this case the 9th bit, which is the MSB, needs to be stored in the UTX8 bit in the UUCR1 register. At the transmitter core lies the Transmitter Shift Register, more commonly known as the TSR, whose data is obtained from the transmit data register, which is known as the UTXR RXR register. The data to be transmitted is loaded into this UTXR RXR register by the application program. The TSR register is not written to with new data until the stop bit from the previous transmission has been sent out. As soon as this stop bit has been transmitted, the TSR can then be loaded with new data from the UTXR RXR register, if it is available. It should be noted that the TSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations. An actual transmission of data will normally be enabled when the UTXEN bit is set, but the data will not be transmitted until the UTXR RXR register has been loaded with data and the baud rate generator has defined a shift clock source. However, the transmission can also be initiated by first loading data into the UTXR RXR register, after which the UTXEN bit can be set. When a transmission of data begins, the TSR is normally empty, in which case a transfer to the UTXR RXR register will result in an immediate transfer to the TSR. If during a transmission the UTXEN bit is cleared, the transmission will immediately cease and the transmitter will be reset. The TX output pin can then be configured as the I/O or other pin-shared function by configuring the corresponding pin-shared control bits.

# **Transmitting Data**

When the UART is transmitting data, the data is shifted on the TX pin from the shift register, with the least significant bit first. In the transmit mode, the UTXR\_RXR register forms a buffer between the internal bus and the transmitter shift register. It should be noted that if 9-bit data format has been selected, then the MSB will be taken from the UTX8 bit in the UUCR1 register. The steps to initiate a data transfer can be summarized as follows:

 Make the correct selection of the UBNO, UPRT, UPREN and USTOPS bits to define the required word length, parity type and number of stop bits.

Rev. 1.20 146 November 20, 2019



- Setup the UBRG register to select the desired baud rate.
- Set the UTXEN bit to ensure that the TX pin is used as a UART transmitter pin.
- Access the UUSR register and write the data that is to be transmitted into the UTXR\_RXR register. Note that this step will clear the UTXIF bit.

This sequence of events can now be repeated to send additional data.

It should be noted that when UTXIF=0, data will be inhibited from being written to the UTXR\_RXR register. Clearing the UTXIF flag is always achieved using the following software sequence:

- 1. A UUSR register access
- 2. A UTXR RXR register write execution

The read-only UTXIF flag is set by the UART hardware and if set indicates that the UTXR\_RXR register is empty and that other data can now be written into the UTXR\_RXR register without overwriting the previous data. If the UTEIE bit is set then the UTXIF flag will generate an interrupt.

During a data transmission, a write instruction to the UTXR\_RXR register will place the data into the UTXR\_RXR register, which will be copied to the shift register at the end of the present transmission. When there is no data transmission in progress, a write instruction to the UTXR\_RXR register will place the data directly into the shift register, resulting in the commencement of data transmission, and the UTXIF bit being immediately set. When a frame transmission is complete, which happens after stop bits are sent or after the break frame, the UTIDLE bit will be set. To clear the UTIDLE bit the following software sequence is used:

- 1. A UUSR register access
- 2. A UTXR RXR register write execution

Note that both the UTXIF and UTIDLE bits are cleared by the same software sequence.

#### **Transmit Break**

If the UTXBRK bit is set then break characters will be sent on the next transmission. Break character transmission consists of a start bit, followed by 13×N '0' bits and stop bits, where N=1, 2, etc. If a break character is to be transmitted then the UTXBRK bit must be first set by the application program, and then cleared to generate the stop bits. Transmitting a break character will not generate a transmit interrupt. Note that a break condition length is at least 13 bits long. If the UTXBRK bit is continually kept at a logic high level then the transmitter circuitry will transmit continuous break characters. After the application program has cleared the UTXBRK bit, the transmitter will finish transmitting the last break character and subsequently send out one or two stop bits. The automatic logic highs at the end of the last break character will ensure that the start bit of the next frame is recognized.

### **UART Receiver**

The UART is capable of receiving word lengths of either 8 or 9 bits. If the UBNO bit is set, the word length will be set to 9 bits with the MSB being stored in the URX8 bit of the UUCR1 register. At the receiver core lies the Receive Serial Shift Register, commonly known as the RSR. The data which is received on the RX external input pin is sent to the data recovery block. The data recovery block operating speed is 16 times that of the baud rate, while the main receive serial shifter operates at the baud rate. After the RX pin is sampled for the stop bit, the received data in RSR is transferred to the receive data register, if the register is empty. The data which is received on the external RX input pin is sampled three times by a majority detect circuit to determine the logic level that has been placed onto the RX pin. It should be noted that the RSR register, unlike many other registers, is not directly mapped into the Data Memory area and as such is not available to the application program for direct read/write operations.

Rev. 1.20 147 November 20, 2019



#### **Receiving Data**

When the UART receiver is receiving data, the data is serially shifted in on the external RX input pin, LSB first. In the read mode, the UTXR\_RXR register forms a buffer between the internal bus and the receiver shift register. The UTXR\_RXR register is a two byte deep FIFO data buffer, where two bytes can be held in the FIFO while a third byte can continue to be received. Note that the application program must ensure that the data is read from UTXR\_RXR before the third byte has been completely shifted in, otherwise this third byte will be discarded and an overrun error UOERR will be subsequently indicated. The steps to initiate a data transfer can be summarized as follows:

- Make the correct selection of UBNO, UPRT and UPREN bits to define the word length, parity type.
- Setup the UBRG register to select the desired baud rate.
- Set the URXEN bit to ensure that the RX pin is used as a UART receiver pin.

At this point the receiver will be enabled which will begin to look for a start bit.

When a character is received the following sequence of events will occur:

- The URXIF bit in the UUSR register will be set when the UTXR\_RXR register has data available. There will be at most one more character available before an overrun error occurs.
- When the contents of the shift register have been transferred to the UTXR\_RXR register, then if the URIE bit is set, an interrupt will be generated.
- If during reception, a frame error, noise error, parity error, or an overrun error has been detected, then the error flags can be set.

The URXIF bit can be cleared using the following software sequence:

- 1. A UUSR register access
- 2. A UTXR RXR register read execution

### **Receive Break**

Any break character received by the UART will be managed as a framing error. The receiver will count and expect a certain number of bit times as specified by the values programmed into the UBNO bit plus one stop bit. If the break is much longer than 13 bit times, the reception will be considered as complete after the number of bit times specified by UBNO plus one stop bit. The URXIF bit is set, UFERR is set, zeros are loaded into the receive data register, interrupts are generated if appropriate and the URIDLE bit is set. A break is regarded as a character that contains only zeros with the UFERR flag set. If a long break signal has been detected, the receiver will regard it as a data frame including a start bit, data bits and the invalid stop bit and the UFERR flag will be set. The receiver must wait for a valid stop bit before looking for the next start bit. The receiver will not make the assumption that the break condition on the line is the next start bit. The break character will be loaded into the buffer and no further data will be received until stop bits are received. It should be noted that the URIDLE read only flag will go high when the stop bits have not yet been received. The reception of a break character on the UART registers will result in the following:

- The framing error flag, UFERR, will be set.
- The receive data register, UTXR\_RXR, will be cleared.
- The UOERR, UNF, UPERR, URIDLE or URXIF flags will possibly be set.

### **Idle Status**

When the receiver is reading data, which means it will be in between the detection of a start bit and the reading of a stop bit, the receiver status flag in the UUSR register, otherwise known as the URIDLE flag, will have a zero value. In between the reception of a stop bit and the detection of the next start bit, the URIDLE flag will have a high value, which indicates the receiver is in an idle condition.

Rev. 1.20 148 November 20, 2019



#### **Receiver Interrupt**

The read only receive interrupt flag URXIF in the UUSR register is set by an edge generated by the receiver. An interrupt is generated if URIE=1, when a word is transferred from the Receive Shift Register, RSR, to the Receive Data Register, UTXR\_RXR. An overrun error can also generate an interrupt if URIE=1.

#### **Managing Receiver Errors**

Several types of reception errors can occur within the UART module, the following section describes the various types and how they are managed by the UART.

#### Overrun Error - UOERR

The UTXR\_RXR register is composed of a two byte deep FIFO data buffer, where two bytes can be held in the FIFO register, while a third byte can continue to be received. Before this third byte has been entirely shifted in, the data should be read from the UTXR\_RXR register. If this is not done, the overrun error flag UOERR will be consequently indicated.

In the event of an overrun error occurring, the following will happen:

- The UOERR flag in the UUSR register will be set.
- The UTXR RXR contents will not be lost.
- The shift register will be overwritten.
- An interrupt will be generated if the URIE bit is set.

The UOERR flag can be cleared by an access to the UUSR register followed by a read to the UTXR\_RXR register.

#### Noise Error - UNF

Over-sampling is used for data recovery to identify valid incoming data and noise. If noise is detected within a frame the following will occur:

- The read only noise flag, UNF, in the UUSR register will be set on the rising edge of the URXIF bit.
- Data will be transferred from the Shift register to the UTXR RXR register.
- No interrupt will be generated. However this bit rises at the same time as the URXIF bit which itself generates an interrupt.

Note that the UNF flag is reset by a UUSR register read operation followed by a UTXR\_RXR register read operation.

## Framing Error – UFERR

The read only framing error flag, UFERR, in the UUSR register, is set if a zero is detected instead of stop bits. If two stop bits are selected, both stop bits must be high; otherwise the UFERR flag will be set. The UFERR flag and the received data will be recorded in the UUSR and UTXR\_RXR registers respectively, and the flag is cleared in any reset.

### Parity Error - UPERR

The read only parity error flag, UPERR, in the UUSR register, is set if the parity of the received word is incorrect. This error flag is only applicable if the parity is enabled, UPREN=1, and if the parity type, odd or even is selected. The read only UPERR flag and the received data will be recorded in the UUSR and UTXR\_RXR registers respectively. It is cleared on any reset, it should be noted that the flags, UFERR and UPERR, in the UUSR register should first be read by the application program before reading the data word.

Rev. 1.20 149 November 20, 2019




#### **UART Interrupt Structure**

Several individual UART conditions can trigger an USIM interrupt. When these conditions exist, a low pulse will be generated to get the attention of the microcontroller. These conditions are a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up. When any of these conditions are created, if the global interrupt enable bit and the USIM interrupt control bit are enabled and the stack is not full, the program will jump to its corresponding interrupt vector where it can be serviced before returning to the main program. Four of these conditions have the corresponding UUSR register flags which will generate an USIM interrupt if its associated interrupt enable control bit in the UUCR2 register is set. The two transmitter interrupt conditions have their own corresponding enable control bits, while the two receiver interrupt conditions have a shared enable control bit. These enable bits can be used to mask out individual USIM UART mode interrupt sources.

The address detect condition, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt when an address detect condition occurs if its function is enabled by setting the UADDEN bit in the UUCR2 register. An RX pin wake-up, which is also an USIM UART mode interrupt source, does not have an associated flag, but will generate an USIM interrupt if the UART clock (fh) source is switched off and the UWAKE and URIE bits in the UUCR2 register are set when a falling edge on the RX pin occurs. Note that in the event of an RX wake-up interrupt occurring, there will be a certain period of delay, commonly known as the System Start-up Time, for the oscillator to restart and stabilize before the system resumes normal operation.

Note that the UUSR register flags are read only and cannot be cleared or set by the application program, neither will they be cleared when the program jumps to the corresponding interrupt servicing routine, as is the case for some of the other interrupts. The flags will be cleared automatically when certain actions are taken by the UART, the details of which are given in the UART register section. The overall UART interrupt can be disabled or enabled by the USIM interrupt enable control bit in the interrupt control register of the microcontroller to decide whether the interrupt requested by the UART module is masked out or allowed.



**UART Interrupt Structure** 

Rev. 1.20 150 November 20, 2019



#### **Address Detect Mode**

Setting the Address Detect Mode bit, UADDEN, in the UUCR2 register, enables this special mode. If this bit is enabled then an additional qualifier will be placed on the generation of a Receiver Data Available interrupt, which is requested by the URXIF flag. If the UADDEN bit is enabled, then when data is available, an interrupt will only be generated, if the highest received bit has a high value. Note that the USIME and EMI interrupt enable bits must also be enabled for correct interrupt generation. This highest address bit is the 9th bit if UBNO=1 or the 8th bit if UBNO=0. If this bit is high, then the received word will be defined as an address rather than data. A Data Available interrupt will be generated every time the last bit of the received word is set. If the UADDEN bit is not enabled, then a Receiver Data Available interrupt will be generated each time the URXIF flag is set, irrespective of the data last bit status. The address detect mode and parity enable are mutually exclusive functions. Therefore if the address detect mode is enabled, then to ensure correct operation, the parity function should be disabled by resetting the parity enable bit UPREN to zero.

| UADDEN   | Bit 9 if UBNO=1<br>Bit 8 if UBNO=0 | USIM Interrupt<br>Generated |
|----------|------------------------------------|-----------------------------|
| 0        | 0                                  | V                           |
| U        | 1                                  | √                           |
| 1        | 0                                  | ×                           |
| <b>1</b> | 1                                  | V                           |

**UADDEN Bit Function** 

#### **UART Power Down and Wake-up**

When the UART clock  $(f_H)$  is off, the UART will cease to function, all clock sources to the module are shutdown. If the UART clock  $(f_H)$  is off while a transmission is still in progress, then the transmission will be paused until the UART clock source derived from the microcontroller is activated. In a similar way, if the MCU enters the IDLE or SLEEP Mode while receiving data, then the reception of data will likewise be paused. When the MCU enters the IDLE or SLEEP Mode, note that the UUSR, UUCR1, UUCR2, transmit and receive registers, as well as the UBRG register will not be affected. It is recommended to make sure first that the UART data transmission or reception has been finished before the microcontroller enters the IDLE or SLEEP mode.

The UART function contains a receiver RX pin wake-up function, which is enabled or disabled by the UWAKE bit in the UUCR2 register. If this bit, along with the UART mode selection bit, UMD, the UART enable bit, UREN, the receiver enable bit, URXEN and the receiver interrupt bit, URIE, are all set when the UART clock ( $f_H$ ) is off, then a falling edge on the RX pin will trigger an RX pin wake-up UART interrupt. Note that as it takes certain system clock cycles after a wake-up, before normal microcontroller operation resumes, any data received during this time on the RX pin will be ignored.

For a UART wake-up interrupt to occur, in addition to the bits for the wake-up being set, the global interrupt enable bit, EMI, and the USIM interrupt enable bit, USIME, must be set. If the EMI and USIME bits are not set then only a wake up event will occur and no interrupt will be generated. Note also that as it takes certain system clock cycles after a wake-up before normal microcontroller resumes, the USIM interrupt will not be generated until after this time has elapsed.

Rev. 1.20 151 November 20, 2019



# **Analog to Digital Converter**


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D Converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Converter Overview

This device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals and convert these signals directly into a 12-bit digital value. It also can convert the internal signals, the Bandgap reference voltage  $V_{BG}$ , the High Voltage power VCC1 divided voltage,  $V_{CC10}$ , and the High Voltage power VCC2 divided voltage,  $V_{CC20}$ , into a 12-bit digital value. The external or internal analog signal to be converted is determined by the SAINS2~SAINS0 bits together with the SACS3~SACS0 bits. When the external analog signal is to be converted, the corresponding pin-shared control bits should first be properly configured and then desired external channel input should be selected using the SAINS2~SAINS0 and SACS3~SACS0 bits. Note that when the internal analog signal is to be converted, the SAINS and SACS bit fields should also be properly configured. More detailed information about the A/D input signal is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

| External Input Channels | Internal Signals                                        | A/D Channel Select Bits       |
|-------------------------|---------------------------------------------------------|-------------------------------|
| AN0~AN7                 | V <sub>BG</sub> , V <sub>CC10</sub> , V <sub>CC20</sub> | SAINS2~SAINS0,<br>SACS3~SACS0 |

The accompanying block diagram shows the overall internal structure of the A/D Converter, together with its associated registers.



A/D Converter Structure

Rev. 1.20 152 November 20, 2019



# A/D Converter Register Description

Overall operation of the A/D Converter is controlled using several registers. A read only register pair exists to store the A/D Converter data 12-bit value. The remaining two registers are control registers which setup the operating and control function of the A/D Converter.

| Register           |        | Bit    |        |        |        |        |        |        |  |  |
|--------------------|--------|--------|--------|--------|--------|--------|--------|--------|--|--|
| Name               | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |  |  |
| SADOL<br>(ADRFS=0) | D3     | D2     | D1     | D0     | _      | _      | _      | _      |  |  |
| SADOL<br>(ADRFS=1) | D7     | D6     | D5     | D4     | D3     | D2     | D1     | D0     |  |  |
| SADOH<br>(ADRFS=0) | D11    | D10    | D9     | D8     | D7     | D6     | D5     | D4     |  |  |
| SADOH<br>(ADRFS=1) | _      | _      | _      | _      | D11    | D10    | D9     | D8     |  |  |
| SADC0              | START  | ADBZ   | ADCEN  | ADRFS  | SACS3  | SACS2  | SACS1  | SACS0  |  |  |
| SADC1              | SAINS2 | SAINS1 | SAINS0 | SAVRS1 | SAVRS0 | SACKS2 | SACKS1 | SACKS0 |  |  |

A/D Converter Register List

#### A/D Converter Data Registers – SADOL, SADOH

As this device contains an internal 12-bit A/D Converter, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 12 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADCO register as shown in the accompanying table. D0~D11 are the A/D conversion result data bits. Any unused bits will be read as zero. Note that the A/D Converter data register contents will keep unchanged if the A/D Converter is disabled.

| ADDEC |     |     |    | SADOH |     |     |    | SADOL |    |    |    |    |    |    |    |    |
|-------|-----|-----|----|-------|-----|-----|----|-------|----|----|----|----|----|----|----|----|
| ADRFS | 7   | 6   | 5  | 4     | 3   | 2   | 1  | 0     | 7  | 6  | 5  | 4  | 3  | 2  | 1  | 0  |
| 0     | D11 | D10 | D9 | D8    | D7  | D6  | D5 | D4    | D3 | D2 | D1 | D0 | 0  | 0  | 0  | 0  |
| 1     | 0   | 0   | 0  | 0     | D11 | D10 | D9 | D8    | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

A/D Converter Data Registers

#### A/D Converter Control Registers - SADC0, SADC1

To control the function and operation of the A/D Converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D Converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D Converter busy status. As the device contains only one actual analog to digital converter hardware circuit, each of the external or internal analog signal inputs must be routed to the converter. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D Converter input and which pins are not to be used as the A/D Converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D Converter input.

Rev. 1.20 153 November 20, 2019



### SADC0 Register

| Bit  | 7     | 6    | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|------|-------|-------|-------|-------|-------|-------|
| Name | START | ADBZ | ADCEN | ADRFS | SACS3 | SACS2 | SACS1 | SACS0 |
| R/W  | R/W   | R    | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0    | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7 START: Start the A/D conversion

 $0\rightarrow 1\rightarrow 0$ : Start A/D conversion

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared to zero again, the A/D Converter will initiate a conversion process.

Bit 6 ADBZ: A/D Converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set high to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to zero after the A/D conversion is complete.

Bit 5 ADCEN: A/D Converter function enable control

> 0: Disable 1: Enable

This bit controls the A/D Converter internal function. This bit should be set high to enable the A/D Converter. If the bit is cleared to zero, then the A/D Converter will be switched off reducing the device power consumption. When the A/D Converter function is disabled, the contents of the A/D Converter data register pair, SADOH and SADOL, will keep unchanged.

Bit 4 ADRFS: A/D Converter data format control

0: ADC output data format  $\rightarrow$  SADOH=D[11:4]; SADOL=D[3:0]

1: ADC output data format  $\rightarrow$  SADOH=D[11:8]; SADOL=D[7:0]

This bit controls the format of the 12-bit converted A/D Converter value in the two A/D Converter data registers. Details are provided in the A/D Converter data register section.

Bit 3~0 SACS3~SACS0: A/D Converter external analog input channel selection

> 0000: External AN0 input 0001: External AN1 input 0010: External AN2 input 0011: External AN3 input 0100: External AN4 input 0101: External AN5 input 0110: External AN6 input 0111: External AN7 input

1000~1111: Non-existed channel, the input will be floating if selected

Rev. 1.20 154 November 20, 2019



#### SADC1 Register

| Bit  | 7      | 6      | 5      | 4      | 3      | 2      | 1      | 0      |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | SAINS2 | SAINS1 | SAINS0 | SAVRS1 | SAVRS0 | SACKS2 | SACKS1 | SACKS0 |
| R/W  | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    | R/W    |
| POR  | 0      | 0      | 0      | 0      | 0      | 0      | 0      | 0      |

### Bit 7~5 SAINS2~SAINS0: A/D Converter input signal select

000: External signal – External analog channel input, ANn

001: Internal signal – Internal Bandgap reference voltage, V<sub>BG</sub>

010: Internal signal – Internal High Voltage power VCC1 divided voltage,  $V_{\text{CC10}}$ 

011: Internal signal – Internal High Voltage power VCC2 divided voltage, V<sub>CC20</sub>

100: Reserved, connected to ground

101~111: External signal – External analog channel input, ANn

Care must be taken if the SAINS2~SAINS0 bits are set from "001" to "011" to select the internal analog signal to be converted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits with a value from 1000 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

### Bit 4~3 SAVRS1~SAVRS0: A/D Converter reference voltage select

00: VREF pin

01: Internal A/D Converter power, AV<sub>DD</sub>

1x: VREF pin

These bits are used to select the A/D Converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" to select the internal A/D Converter power as the reference voltage source. When the internal A/D Converter power is selected as the reference voltage, the VREF pin cannot be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bits. Otherwise, the external input voltage on VREF pin will be connected to the internal A/D Converter power.

# Bit 2~0 SACKS2~SACKS0: A/D conversion clock source select

000: fsys

001: f<sub>SYS</sub>/2

010: f<sub>SYS</sub>/4

011: f<sub>SYS</sub>/8

100: f<sub>SYS</sub>/16

101: fsys/32

110: f<sub>SYS</sub>/64

111: f<sub>SYS</sub>/128

These bits are used to select the clock source for the A/D Converter.

### A/D Converter Reference Voltage

The reference voltage supply to the A/D Converter can be supplied from the internal A/D Converter power supply voltage,  $AV_{DD}$ , or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1 and SAVRS0 bits. When the SAVRS bit field is set to "01", the A/D Converter reference voltage will come from the power supply voltage. Otherwise, if the SAVRS bit field is set to other value except "01", the A/D Converter reference voltage will come from the VREF pin. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bits should be properly configured to disable other pin functions. However, if the A/D power supply voltage is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin and the power supply. The analog input values must not be allowed to exceed the selected reference voltage.

Rev. 1.20 155 November 20, 2019



| SAVRS[1:0]          | Reference | Description                                 |  |  |  |
|---------------------|-----------|---------------------------------------------|--|--|--|
| 00, 10, 11 VREF pin |           | External A/D Converter reference pin VREF   |  |  |  |
| 01                  | $V_{DD}$  | Internal A/D Converter power supply voltage |  |  |  |

A/D Converter Reference Voltage Selection

### A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PxS0 and PxS1 register determine whether the input pins are setup as A/D Converter analog inputs or whether they have other functions. If the pin is setup to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are setup through register programming, will be automatically disconnected if the pins are setup as A/D inputs. Note that it is not necessary to first setup the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

There are three internal analog signals derived from the Bandgap reference voltage, the High Voltage power VCC1 divided voltage or the High Voltage power VCC2 divided voltage, which can be connected to the A/D Converter as the analog input signal by configuring the SAINS2~SAINS0 bits. If the external channel input is selected to be converted, the SAINS2~SAINS0 bits should be set to "000, 101~111" and the SACS3~SACS0 bits can determine which external channel is selected. If the internal analog signal is selected to be converted, the SACS3~SACS0 bits must be configured with a value from 1000 to 1111 to switch off the external analog channel input. Otherwise, the internal analog signal will be connected together with the external channel input. This will result in unpredictable situations.

| SAINS[2:0]   | SACS[3:0] | Input Signals     | Description                                      |
|--------------|-----------|-------------------|--------------------------------------------------|
| 000 101 111  | 0000~0111 | AN0~AN7           | External pin analog input                        |
| 000, 101~111 |           | _                 | Non-existed channel, input is floating.          |
| 001          | 1000~1111 | $V_{BG}$          | Internal Bandgap reference voltage               |
| 010          | 1000~1111 | V <sub>CC10</sub> | Internal High Voltage power VCC1 divided voltage |
| 011          | 1000~1111 | V <sub>CC2O</sub> | Internal High Voltage power VCC2 divided voltage |
| 100          | 1000~1111 | _                 | Reserved, connected to ground.                   |

A/D Converter Input Signal Selection

# A/D Converter Operation

The START bit in the SADC0 register is used to start the AD conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

Rev. 1.20 156 November 20, 2019



The clock source for the A/D Converter, which originates from the system clock f<sub>SYS</sub>, can be chosen to be either f<sub>SYS</sub> or a subdivided version of f<sub>SYS</sub>. The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f<sub>SYS</sub> and by bits SACKS2~SACKS0, there are some limitations on the maximum A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t<sub>ADCK</sub>, is from 0.5μs to 10μs, care must be taken for system clock frequencies. For example, as the system clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or larger than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where special care must be taken.

|              |                                            | A/D Clock Period (taddk)                     |                                              |                                              |                                               |                                               |                                               |                                   |  |  |
|--------------|--------------------------------------------|----------------------------------------------|----------------------------------------------|----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------------------|-----------------------------------|--|--|
| <b>f</b> sys | SACKS[2:0]<br>= 000<br>(f <sub>SYS</sub> ) | SACKS[2:0]<br>= 001<br>(f <sub>SYS</sub> /2) | SACKS[2:0]<br>= 010<br>(f <sub>SYS</sub> /4) | SACKS[2:0]<br>= 011<br>(f <sub>sys</sub> /8) | SACKS[2:0]<br>= 100<br>(f <sub>SYS</sub> /16) | SACKS[2:0]<br>= 101<br>(f <sub>SYS</sub> /32) | SACKS[2:0]<br>= 110<br>(f <sub>SYS</sub> /64) | SACKS[2:0]<br>= 111<br>(fsys/128) |  |  |
| 1MHz         | 1µs                                        | 2µs                                          | 4µs                                          | 8µs                                          | 16µs *                                        | 32µs *                                        | 64µs *                                        | 128µs *                           |  |  |
| 2MHz         | 500ns                                      | 1µs                                          | 2µs                                          | 4µs                                          | 8µs                                           | 16µs *                                        | 32µs *                                        | 64µs *                            |  |  |
| 4MHz         | 250ns *                                    | 500ns                                        | 1µs                                          | 2µs                                          | 4µs                                           | 8µs                                           | 16µs *                                        | 32µs *                            |  |  |
| 8MHz         | 125ns *                                    | 250ns *                                      | 500ns                                        | 1µs                                          | 2µs                                           | 4µs                                           | 8µs                                           | 16µs *                            |  |  |
| 12MHz        | 83ns*                                      | 167ns*                                       | 333ns*                                       | 667ns                                        | 1.33µs                                        | 2.67µs                                        | 5.33µs                                        | 10.67µs*                          |  |  |
| 16MHz        | 62.5ns*                                    | 125ns*                                       | 250ns*                                       | 500ns                                        | 1µs                                           | 2µs                                           | 4µs                                           | 8µs                               |  |  |

#### A/D Clock Period Examples

Controlling the power on/off function of the A/D Converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D Converter. When the ADCEN bit is set high to power on the A/D Converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is cleared to zero to reduce power consumption when the A/D Converter function is not being used.

#### **Conversion Rate and Timing Diagram**


A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t<sub>ADS</sub> takes 4 A/D clock cycles and the data conversion takes 12 A/D clock cycles. Therefore a total of 16 A/D clock cycles for an external input A/D conversion which is defined as t<sub>ADC</sub> are necessary.

Maximum single A/D conversion rate=A/D clock period / 16

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 16 tadded cock cycles where tadded is equal to the A/D clock period.

Rev. 1.20 157 November 20, 2019





A/D Conversion Timing - External Channel Input

# **Summary of A/D Conversion Steps**

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

- Step 1
   Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.
- Step 2
   Enable the A/D by setting the ADCEN bit in the SADC0 register to one.
- Step 3
   Select which signal is to be connected to the internal A/D Converter by correctly configuring the SAINS2~SAINS0 bits

Select the external channel input to be converted, go to Step 4. Select the internal analog signal to be converted, go to Step 5.

Step 4

If the A/D input signal comes from the external channel input selecting by configuring the SAINS bit field, the corresponding pins should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

- Step 5
  - Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS bit field, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 1000 to 1111. The desired internal analog signal then can be selected by configuring the SAINS bit field. After this step, go to Step 6.
- Step 6
   Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register.
- Step 7
   Select A/D Converter output data format by setting the ADRFS bit in the SADC0 register.
  - Step 8
    If A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

Rev. 1.20 158 November 20, 2019



- Step 9
   The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.
- Step 10
   If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.

## **Programming Considerations**


During microcontroller operations where the A/D Converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D Converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D Converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

#### A/D Conversion Function

As the device contains a 12-bit A/D Converter, its full-scale converted digitised value is equal to FFFH. Since the full-scale analog input value is equal to the actual A/D Converter reference voltage,  $V_{\text{REF}}$ , this gives a single bit analog input value of  $V_{\text{REF}}$  divided by 4096.

The A/D Converter input voltage value can be calculated using the following equation:

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D Converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the  $V_{REF}$  level. Note that here the  $V_{REF}$  voltage is the actual A/D Converter reference voltage determined by the SAVRS field.



Rev. 1.20 159 November 20, 2019



# A/D Conversion Programming Examples

The following two programming examples illustrate how to setup and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

#### Example: using an ADBZ polling method to detect the end of conversion

```
clr ADE
                    ; disable ADC interrupt
mov a,03H
mov SADC1,a
                   ; select f_{SYS}/8 as A/D clock
set ADCEN
mov a,08H
                   ; setup PASO to configure pin ANO
mov PASO, a
mov a,20H
mov SADCO, a
                    ; enable and connect ANO channel to A/D Converter
start conversion:
                    ; high pulse on start bit to initiate conversion
clr START
set START
                    ; reset A/D
clr START
                    ; start A/D
polling EOC:
                    ; poll the SADCO register ADBZ bit to detect end of A/D conversion
sz ADBZ
jmp polling EOC
                    ; continue polling
                    ; read low byte conversion result value
mov a, SADOL
mov SADOL_buffer,a ; save result to user defined register
                   ; read high byte conversion result value
mov a, SADOH
mov SADOH buffer,a ; save result to user defined register
jmp start conversion ; start next A/D conversion
```

#### Example: using the interrupt method to detect the end of conversion

```
clr ADE
                    ; disable ADC interrupt
mov a,03H
mov SADC1,a
                    ; select f<sub>sys</sub>/8 as A/D clock
set ADCEN
mov a,08H
                    ; setup PASO to configure pin ANO
mov PASO, a
mov a,20H
mov SADCO, a
                    ; enable and connect ANO channel to A/D Converter
Start conversion:
clr START
                    ; high pulse on START bit to initiate conversion
set START
                    ; reset A/D
clr START
                    ; start A/D
clr ADF
                    ; clear ADC interrupt request flag
                     ; enable ADC interrupt
set ADE
set EMI
                     ; enable global interrupt
                  ; ADC interrupt service routine
ADC ISR:
                    ; save ACC to user defined memory
mov acc stack, a
mov a, STATUS
mov status stack,a ; save STATUS to user defined memory
                    ; read low byte conversion result value
mov a, SADOL
```

Rev. 1.20 160 November 20, 2019



# Low Voltage Detector – LVD

The device has a Low Voltage Detector function, also known as LVD. This enabled the device to monitor the power supply voltage, V<sub>DD</sub>, and provide a warning signal should it fall below a certain level. This function may be especially useful in battery applications where the supply voltage will gradually reduce as the battery ages, as it allows an early warning battery low signal to be generated. The Low Voltage Detector also has the capability of generating an interrupt signal.

# **LVD** Register

The Low Voltage Detector function is controlled using a single register with the name LVDC. Three bits in this register, VLVD2~VLVD0, are used to select one of eight fixed voltages below which a low voltage condition will be determined. A low voltage condition is indicated when the LVDO bit is set. If the LVDO bit is low, this indicates that the V<sub>DD</sub> voltage is above the preset low voltage value. The LVDEN bit is used to control the overall on/off function of the low voltage detector. Setting the bit high will enable the low voltage detector. Clearing the bit to zero will switch off the internal low voltage detector circuits. As the low voltage detector will consume a certain amount of power, it may be desirable to switch off the circuit when not in use, an important consideration in power sensitive battery powered applications.

#### LVDC Register

| Bit  | 7 | 6 | 5    | 4     | 3     | 2     | 1     | 0     |
|------|---|---|------|-------|-------|-------|-------|-------|
| Name | _ | _ | LVDO | LVDEN | VBGEN | VLVD2 | VLVD1 | VLVD0 |
| R/W  | _ | _ | R    | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | _ | _ | 0    | 0     | 0     | 0     | 0     | 0     |

Bit 7~6 Unimplemented, read as "0"

Bit 5 LVDO: LVD output flag

0: No low voltage detected1: Low voltage detected

Bit 4 LVDEN: Low voltage detector enable control

0: Disable 1: Enable

Bit 3 VBGEN: Bandgap voltage output enable control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVD or LVR function is enabled or when the VBGEN bit is set high.




Bit 2~0 VLVD2~VLVD0: LVD voltage selection

000: 2.0V 001: 2.2V 010: 2.4V 011: 2.7V 100: 3.0V 101: 3.3V 110: 3.6V 111: 4.0V

# **LVD Operation**

The Low Voltage Detector function operates by comparing the power supply voltage,  $V_{DD}$  with a pre-specified voltage level stored in the LVDC register. This has a range of between 2.0V and 4.0V. When the power supply voltage,  $V_{DD}$ , falls below this pre-determined value, the LVDO bit will be set high indicating a low power supply voltage condition. When the device is in the SLEEP mode, the low voltage detector will be disabled even if the LVDEN bit is high. After enabling the Low Voltage Detector, a time delay  $t_{\rm LVDS}$  should be allowed for the circuitry to stabilise before reading the LVDO bit. Note also that as the  $V_{\rm DD}$  voltage may rise and fall rather slowly, at the voltage nears that of  $V_{\rm LVD}$ , there may be multiple bit LVDO transitions.



The Low Voltage Detector has its own interrupt, providing an alternative means of low voltage detection, in addition to polling the LVDO bit. The interrupt will only be generated after a delay of  $t_{\text{LVD}}$  after the LVDO bit has been set high by a low voltage condition. In this case, the LVF interrupt request flag will be set, causing an interrupt to be generated if  $V_{\text{DD}}$  falls below the preset LVD voltage. This will cause the device to wake-up from the IDLE Mode, however if the Low Voltage Detector wake up function is not required then the LVF flag should be first set high before the device enter the IDLE Mode.

Rev. 1.20 162 November 20, 2019



# Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer Module or an A/D Converter requires microcontroller attention, their corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to their respective needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by various internal functions such as the TMs, LVD and the A/D Converter, etc.

# **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into three categories. The first is the INTC0~INTC3 registers which setup the primary interrupts, the second is the MFI register which setup the Multi-function interrupts. Finally there is an INTEG register to setup the external interrupts trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

| Function                   | Enable Bit | Request Flag | Notes |  |
|----------------------------|------------|--------------|-------|--|
| Global                     | EMI        | _            | _     |  |
| INTn Pin                   | INTnE      | INTnF        | n=0~1 |  |
| Over Voltage Protection    | OVPE       | OVPF         | _     |  |
| USIM                       | USIME      | USIMF        | _     |  |
| PTM Comparator P match     | PTMPE      | PTMPF        | _     |  |
| PTM Comparator A match     | PTMAE      | PTMAF        | _     |  |
| STM Comparator P match     | STMPE      | STMPF        | _     |  |
| STM Comparator A match     | STMAE      | STMAF        | _     |  |
| A/D Converter              | ADE        | ADE ADF      |       |  |
| Time Base                  | TBnE       | TBnF         | n=0~1 |  |
| LVD                        | LVE        | LVF          | _     |  |
| EEPROM                     | DEE        | DEF          | _     |  |
| High Voltage Short Circuit | HVSCE      | HVSCF        | _     |  |
| Multi-function             | MFE        | MFF          | _     |  |
| СТМ                        | CTMPE      | CTMPF        | _     |  |
| CTW                        | CTMAE      | CTMAF        | _     |  |

**Interrupt Register Bit Naming Conventions** 

Rev. 1.20 163 November 20, 2019



| Register | Bit   |       |       |       |        |        |        |        |
|----------|-------|-------|-------|-------|--------|--------|--------|--------|
| Name     | 7     | 6     | 5     | 4     | 3      | 2      | 1      | 0      |
| INTEG    | _     | _     | _     | _     | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| INTC0    | _     | USIMF | OVPF  | INT0F | USIME  | OVPE   | INT0E  | EMI    |
| INTC1    | STMAF | STMPF | PTMAF | PTMPF | STMAE  | STMPE  | PTMAE  | PTMPE  |
| INTC2    | TB0F  | ADF   | DEF   | LVF   | TB0E   | ADE    | DEE    | LVE    |
| INTC3    | MFF   | INT1F | HVSCF | TB1F  | MFE    | INT1E  | HVSCE  | TB1E   |
| MFI      | _     | _     | CTMAF | CTMPF | _      | _      | CTMAE  | CTMPE  |

# Interrupt Register List

# INTEG Register

| Bit  | 7 | 6 | 5 | 4 | 3      | 2      | 1      | 0      |
|------|---|---|---|---|--------|--------|--------|--------|
| Name | _ | _ | _ | _ | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| R/W  | _ | _ | _ | _ | R/W    | R/W    | R/W    | R/W    |
| POR  | _ | _ | _ | _ | 0      | 0      | 0      | 0      |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

# • INTC0 Register

| Bit  | 7 | 6     | 5    | 4     | 3     | 2    | 1     | 0   |
|------|---|-------|------|-------|-------|------|-------|-----|
| Name | _ | USIMF | OVPF | INT0F | USIME | OVPE | INT0E | EMI |
| R/W  | _ | R/W   | R/W  | R/W   | R/W   | R/W  | R/W   | R/W |
| POR  | _ | 0     | 0    | 0     | 0     | 0    | 0     | 0   |

Bit 7 Unimplemented, read as "0"

Bit 6 USIMF: USIM interrupt request flag

0: No request1: Interrupt request

Bit 5 **OVPF**: Over voltage protection interrupt request flag

0: No request

1: Interrupt request

Bit 4 **INT0F**: INT0 interrupt request flag

0: No request

1: Interrupt request

Bit 3 USIME: USIM interrupt control

0: Disable 1: Enable

Bit 2 **OVPE**: Over voltage protection interrupt control

0: Disable 1: Enable

Bit 1 INT0E: INT0 interrupt control

0: Disable 1: Enable

Rev. 1.20 164 November 20, 2019



Bit 0 EMI: Global interrupt control

0: Disable 1: Enable

# • INTC1 Register

| Bit  | 7     | 6     | 5     | 4     | 3     | 2     | 1     | 0     |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | STMAF | STMPF | PTMAF | PTMPF | STMAE | STMPE | PTMAE | PTMPE |
| R/W  | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   | R/W   |
| POR  | 0     | 0     | 0     | 0     | 0     | 0     | 0     | 0     |

Bit 7 STMAF: STM Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 6 STMPF: STM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 5 **PTMAF**: PTM Comparator A match interrupt request flag

0: No request1: Interrupt request

Bit 4 **PTMPF**: PTM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3 STMAE: STM Comparator A match interrupt control

0: Disable 1: Enable

Bit 2 STMPE: STM Comparator P match interrupt control

0: Disable 1: Enable

Bit 1 **PTMAE**: PTM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 **PTMPE**: PTM Comparator P match interrupt control

0: Disable 1: Enable

# INTC2 Register

| Bit  | 7    | 6   | 5   | 4   | 3    | 2   | 1   | 0   |
|------|------|-----|-----|-----|------|-----|-----|-----|
| Name | TB0F | ADF | DEF | LVF | TB0E | ADE | DEE | LVE |
| R/W  | R/W  | R/W | R/W | R/W | R/W  | R/W | R/W | R/W |
| POR  | 0    | 0   | 0   | 0   | 0    | 0   | 0   | 0   |

Bit 7 **TB0F**: Time Base 0 request flag

0: No request1: Interrupt request

Bit 6 ADF: A/D Converter interrupt request flag

0: No request1: Interrupt request

Bit 5 **DEF**: Data EEPROM interrupt request flag

0: No request1: Interrupt request

Bit 4 LVF: LVD interrupt request flag

0: No request1: Interrupt request



Bit 3 **TB0E**: Time Base 0 interrupt control

0: Disable 1: Enable

Bit 2 ADE: A/D Converter interrupt control

0: Disable 1: Enable

Bit 1 **DEE**: Data EEPROM interrupt control

0: Disable 1: Enable

Bit 0 LVE: LVD interrupt control

0: Disable 1: Enable

# • INTC3 Register

| Bit  | 7   | 6     | 5     | 4    | 3   | 2     | 1     | 0    |
|------|-----|-------|-------|------|-----|-------|-------|------|
| Name | MFF | INT1F | HVSCF | TB1F | MFE | INT1E | HVSCE | TB1E |
| R/W  | R/W | R/W   | R/W   | R/W  | R/W | R/W   | R/W   | R/W  |
| POR  | 0   | 0     | 0     | 0    | 0   | 0     | 0     | 0    |

Bit 7 MFF: Multi-function interrupt request flag

0: No request1: Interrupt request

Bit 6 INT1F: INT1 interrupt request flag

0: No request1: Interrupt request

Bit 5 HVSCF: High Voltage Short Circuit interrupt request flag

0: No request1: Interrupt request

Bit 4 TB1F: Time Base 1 interrupt request flag

0: No request1: Interrupt request

Bit 3 MFE: Multi-function interrupt control

0: Disable 1: Enable

Bit 2 INT1E: INT1 interrupt control

0: Disable 1: Enable

Bit 1 HVSCE: High Voltage Short Circuit interrupt control

0: Disable
1: Enable

Bit 0 **TB1E**: Time Base 1 interrupt control

0: Disable 1: Enable

### MFI Register

| Bit  | 7 | 6 | 5     | 4     | 3 | 2 | 1     | 0     |
|------|---|---|-------|-------|---|---|-------|-------|
| Name | _ | _ | CTMAF | CTMPF | _ | _ | CTMAE | CTMPE |
| R/W  | _ | _ | R/W   | R/W   | _ | _ | R/W   | R/W   |
| POR  | _ | _ | 0     | 0     | _ | _ | 0     | 0     |

Bit 7~6 Unimplemented, read as "0"

Bit 5 CTMAF: CTM Comparator A match interrupt request flag

0: No request1: Interrupt request



Bit 4 CTMPF: CTM Comparator P match interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 CTMAE: CTM Comparator A match interrupt control

0: Disable 1: Enable

Bit 0 CTMPE: CTM Comparator P match interrupt control

0: Disable 1: Enable

# **Interrupt Operation**

When the conditions for an interrupt event occur, such as a TM Comparator P or Comparator A match or A/D conversion completion etc., the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagrams with their order of priority. Some interrupt sources have their own individual vector while others share the same multi-function interrupt vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.

Rev. 1.20 167 November 20, 2019





**Interrupt Structure** 

# **External Interrupts**

The external interrupts are controlled by signal transitions on the pins INT0 and INT1. An external interrupt request will take place when the external interrupt request flags, INT0F~INT1F, are set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective external interrupt enable bit, INT0E~INT1E, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pins are pin-shared with I/O pins, they can only be configured as external interrupt pins if their external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be setup as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the

Rev. 1.20 168 November 20, 2019



external interrupt request flags, INT0F~INT1F, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selections on the external interrupt pins will remain valid even if the pin is used as an external interrupt input.

The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.

### **Over Voltage Protection Interrupt**

The OVP Interrupt is controlled by detecting the OVP input voltage. An OVP Interrupt request will take place when the OVP Interrupt request flag, OVPF, is set, which occurs when the Over Voltage Protection circuit detects an over voltage condition. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and OVP Interrupt enable bit, OVPE, must first be set. When the interrupt is enabled, the stack is not full and an over voltage is detected, a subroutine call to the OVP Interrupt vector, will take place. When the interrupt is serviced, the OVP Interrupt flag, OVPF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

### **USIM Interrupt**

The Universal Serial Interface Module Interrupt, also known as the USIM interrupt, will take place when the USIM Interrupt request flag, USIMF, is set. As the USIM interface can operate in three modes which are SPI mode, I<sup>2</sup>C mode and UART mode, the USIMF flag can be set by different conditions depending on the selected interface mode.

If the SPI or I<sup>2</sup>C mode is selected, the USIM interrupt can be triggered when a byte of data has been received or transmitted by the USIM SPI or I<sup>2</sup>C interface, or an I<sup>2</sup>C slave address match occurs, or an I<sup>2</sup>C bus time-out occurs. If the UART mode is selected, several individual UART conditions including a transmitter data register empty, transmitter idle, receiver data available, receiver overrun, address detect and an RX pin wake-up, can generate an USIM interrupt with the USIMF flag bit set high.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Universal Serial Interface Module Interrupt enable bit, USIME, must first be set. When the interrupt is enabled, the stack is not full and any of the above described situations occurs, a subroutine call to the respective Interrupt vector, will take place. When the interrupt is serviced, the Universal Serial Interface Module Interrupt flag, USIMF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Note that if the USIM interrupt is triggered by the UART interface, after the interrupt has been serviced, the UUSR register flags will only be cleared when certain actions are taken by the UART, the details of which are given in the UART section.

### Standard and Periodic Type TM Interrupts

The Standard and Periodic Type TM each have two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. All of the STM and PTM interrupts have their own individual vector. There are two interrupt request flags and two enable control bits. A TM interrupt request will take place when any of the TM request flags are set, a situation which occurs when a TM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and respective TM Interrupt enable bit, must first be set. When the interrupt is enabled, the stack is not full and a TM comparator match situation occurs, a subroutine call to the relevant

Rev. 1.20 169 November 20, 2019



TM Interrupt vector locations, will take place. When the TM Interface Interrupt is serviced, the TM interrupt request flag will be automatically reset and the EMI bit will be cleared to disable other interrupts.

# **LVD** Interrupt

An LVD Interrupt request will take place when the LVD Interrupt request flag, LVF, is set, which occurs when the Low Voltage Detector function detects a low power supply voltage. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and Low Voltage Interrupt enable bit, LVE, must first be set. When the interrupt is enabled, the stack is not full and a low voltage condition occurs, a subroutine call to the LVD Interrupt vector, will take place. When the LVD Interface Interrupt is serviced, the interrupt request flag, LVF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

# A/D Converter Interrupt

An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Interrupt vector, will take place. When the A/D Converter Interrupt is serviced, the A/D Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### **EEPROM Interrupt**

An EEPROM Interrupt request will take place when the EEPROM Interrupt request flag, DEF, is set, which occurs when an EEPROM Write cycle ends. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and EEPROM Interrupt enable bit, DEE, must first be set. When the interrupt is enabled, the stack is not full and an EEPROM Write cycle ends, a subroutine call to the EEPROM Interrupt vector will take place. When the EEPROM Interface Interrupt is serviced, the interrupt request flag, DEF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.


### **Time Base Interrupts**

The function of the Time Base Interrupts is to provide regular time signal in the form of an internal interrupt. They are controlled by the overflow signals from their respective timer functions. When this happens their respective interrupt request flags, TB0F or TB1F will be set. To allow the program to branch to their respective interrupt vector addresses, the global interrupt enable bit, EMI and Time Base enable bits, TB0E or TB1E, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to their respective vector locations will take place. When the interrupt is serviced, the respective interrupt request flag, TB0F or TB1F, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TB0C and TB1C registers to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL1~CLKSEL0 bits in the PSCR register.

Rev. 1.20 170 November 20, 2019





**Time Base Interrupts** 

# PSCR Register

| Bit  | 7 | 6 | 5 | 4 | 3 | 2 | 1       | 0       |
|------|---|---|---|---|---|---|---------|---------|
| Name | _ | _ | _ | _ | _ | _ | CLKSEL1 | CLKSEL0 |
| R/W  | _ | _ | _ | _ | _ | _ | R/W     | R/W     |
| POR  | _ | _ | _ | _ | _ | _ | 0       | 0       |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source selection

00: f<sub>SYS</sub> 01: f<sub>SYS</sub>/4 1x: f<sub>SUB</sub>

# • TB0C Register

| Bit  | 7     | 6 | 5 | 4 | 3 | 2    | 1    | 0    |
|------|-------|---|---|---|---|------|------|------|
| Name | TB0ON | _ | _ | _ | _ | TB02 | TB01 | TB00 |
| R/W  | R/W   | _ | _ | _ | _ | R/W  | R/W  | R/W  |
| POR  | 0     | _ | _ | _ | _ | 0    | 0    | 0    |

Bit 7 **TB0ON**: Time Base 0 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB02~TB00**: Select Time Base 0 Time-out Period

 $\begin{array}{l} 000:\ 2^8/f_{PSC} \\ 001:\ 2^9/f_{PSC} \\ 010:\ 2^{10}/f_{PSC} \\ 011:\ 2^{11}/f_{PSC} \\ 100:\ 2^{12}/f_{PSC} \\ 101:\ 2^{13}/f_{PSC} \\ 110:\ 2^{14}/f_{PSC} \\ 111:\ 2^{15}/f_{PSC} \end{array}$ 

# • TB1C Register

| Bit  | 7     | 6 | 5 | 4 | 3 | 2    | 1    | 0    |
|------|-------|---|---|---|---|------|------|------|
| Name | TB10N | _ | _ | _ | _ | TB12 | TB11 | TB10 |
| R/W  | R/W   | _ | _ | _ | _ | R/W  | R/W  | R/W  |
| POR  | 0     | _ | _ | _ | _ | 0    | 0    | 0    |

Bit 7 **TB1ON**: Time Base 1 Control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"



Bit 2~0 **TB12~TB10**: Select Time Base 1 Time-out Period

000: 28/f<sub>PSC</sub> 001: 29/f<sub>PSC</sub> 010: 210/f<sub>PSC</sub> 011: 211/f<sub>PSC</sub> 100: 212/f<sub>PSC</sub> 101: 213/f<sub>PSC</sub> 110: 214/f<sub>PSC</sub> 111: 215/f<sub>PSC</sub>

# **High Voltage Short Circuit Interrupt**

A High Voltage Short Circuit Interrupt request will take place when the High Voltage Short Circuit Interrupt request flag, HVSCF, is set, which occurs when a short circuit condition appears on any of high voltage I/O pins. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and High Voltage Short Circuit Interrupt enable bit, HVSCE, must first be set. When the interrupt is enabled, the stack is not full and a short circuit condition occurs, a subroutine call to the High Voltage Short Circuit Interrupt vector will take place. When the Interrupt is serviced, the High Voltage Short Circuit interrupt request flag, HVSCF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

# **Multi-function Interrupt**

Within this device there is a Multi-function interrupt. Unlike the other independent interrupts, the interrupt has no independent source, but rather are formed from other existing interrupt sources, namely the CTM Interrupts.

A Multi-function interrupt request will take place when the Multi-function interrupt request flag, MFF is set. The Multi-function interrupt flag will be set when any of its included functions generate an interrupt request flag. When the Multi-function interrupt is enabled and the stack is not full, and either one of the interrupts contained within the Multi-function interrupt occurs, a subroutine call to the Multi-function interrupt vector will take place. When the interrupt is serviced, the Multi-Function request flag will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts.

However, it must be noted that, although the Multi-function Interrupt flag will be automatically reset when the interrupt is serviced, the request flags from the original source of the Multi-function interrupt will not be automatically reset and must be manually reset by the application program.

### **Compact Type TM Interrupts**

The Compact Type TM has two interrupts, one comes from the comparator A match situation and the other comes from the comparator P match situation. Only CTM interrupts are contained within the Multi-function Interrupt. The Compact Type TM has two interrupt request flags of CTMPF and CTMAF and two enable bits of CTMPE and CTMAE. A CTM interrupt request will take place when any of the CTM request flags are set, a situation which occurs when a CTM comparator P or A match situation happens.

To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, respective CTM Interrupt enable bit, and the Multi-function Interrupt enable bit, MFE, must first be set. When the interrupt is enabled, the stack is not full and a CTM comparator match situation occurs, a subroutine call to the Multi-function Interrupt vector locations, will take place. When the CTM interrupt is serviced, the EMI bit will be automatically cleared to disable other interrupts, however only the MFF flag will be automatically cleared. As the CTM interrupt request flags will not be automatically cleared, they have to be cleared by the application program.

Rev. 1.20 172 November 20, 2019



# **Interrupt Wake-up Function**

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pins, a low power supply voltage may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Rev. 1.20 173 November 20, 2019




# **Configuration Options**

Configuration options refer to certain options within the MCU that are programmed into the device during the programming process. During the development process, these options are selected using the HT-IDE software development tools. All options must be defined for proper system function, the details of which are shown in the table.

| No.     |                   | Options                                                              |  |  |  |  |  |
|---------|-------------------|----------------------------------------------------------------------|--|--|--|--|--|
| Oscilla | Oscillator Option |                                                                      |  |  |  |  |  |
| 1       |                   | HIRC Frequency Selection<br>f <sub>HIRC</sub> – 8MHz, 12MHz or 16MHz |  |  |  |  |  |

Note: When the HIRC has been configured at a frequency shown in this table, the HIRC1 and HIRC0 bits should also be setup to select the same frequency to achieve the HIRC frequency accuracy specified in the A.C. Characteristics.

# **Application Circuits**



Note: The value of \* R should be adjusted according to user applications to avoid too much power consumption of the internal LDO.

Rev. 1.20 174 November 20, 2019



### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of several kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

## **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions such as INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.20 175 November 20, 2019



# **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be setup as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.20 176 November 20, 2019



# **Instruction Set Summary**

The instructions related to the data memory access in the following table can be used when the desired data memory is located in Data Memory sector 0.

### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

| Mnemonic        | Description                                                     | Cycles | Flag Affected        |
|-----------------|-----------------------------------------------------------------|--------|----------------------|
| Arithmetic      | `                                                               |        |                      |
| ADD A,[m]       | Add Data Memory to ACC                                          | 1      | Z, C, AC, OV, SC     |
| ADDM A,[m]      | Add ACC to Data Memory                                          | 1 Note | Z, C, AC, OV, SC     |
| ADD A,x         | Add immediate data to ACC                                       | 1      | Z, C, AC, OV, SC     |
| ADC A,[m]       | Add Data Memory to ACC with Carry                               | 1      | Z, C, AC, OV, SC     |
| ADCM A,[m]      | Add ACC to Data memory with Carry                               | 1 Note | Z, C, AC, OV, SC     |
| SUB A,x         | Subtract immediate data from the ACC                            | 1      | Z, C, AC, OV, SC, CZ |
| SUB A,[m]       | Subtract Data Memory from ACC                                   | 1      | Z, C, AC, OV, SC, CZ |
| SUBM A,[m]      | Subtract Data Memory from ACC with result in Data Memory        | 1 Note | Z, C, AC, OV, SC, CZ |
| SBC A.x         | Subtract immediate data from ACC with Carry                     | 1      | Z, C, AC, OV, SC, CZ |
| SBC A,[m]       | Subtract Data Memory from ACC with Carry                        | 1      | Z, C, AC, OV, SC, CZ |
| SBCM A,[m]      | Subtract Data Memory from ACC with Carry, result in Data Memory | 1 Note | Z, C, AC, OV, SC, CZ |
| DAA [m]         | Decimal adjust ACC for Addition with result in Data Memory      | 1 Note | С                    |
| Logic Operation |                                                                 | 1      | 1                    |
| AND A,[m]       | Logical AND Data Memory to ACC                                  | 1      | Z                    |
| OR A,[m]        | Logical OR Data Memory to ACC                                   | 1      | Z                    |
| XOR A,[m]       | Logical XOR Data Memory to ACC                                  | 1      | Z                    |
| ANDM A,[m]      | Logical AND ACC to Data Memory                                  | 1 Note | Z                    |
| ORM A,[m]       | Logical OR ACC to Data Memory                                   | 1 Note | Z                    |
| XORM A,[m]      | Logical XOR ACC to Data Memory                                  | 1 Note | Z                    |
| AND A,x         | Logical AND immediate Data to ACC                               | 1      | Z                    |
| OR A,x          | Logical OR immediate Data to ACC                                | 1      | Z                    |
| XOR A,x         | Logical XOR immediate Data to ACC                               | 1      | Z                    |
| CPL [m]         | Complement Data Memory                                          | 1 Note | Z                    |
| CPLA [m]        | Complement Data Memory with result in ACC                       | 1      | Z                    |
| Increment & D   | ecrement                                                        |        |                      |
| INCA [m]        | Increment Data Memory with result in ACC                        | 1      | Z                    |
| INC [m]         | Increment Data Memory                                           | 1 Note | Z                    |
| DECA [m]        | Decrement Data Memory with result in ACC                        | 1      | Z                    |
| DEC [m]         | Decrement Data Memory                                           | 1 Note | Z                    |
| Rotate          |                                                                 |        |                      |
| RRA [m]         | Rotate Data Memory right with result in ACC                     | 1      | None                 |
| RR [m]          | Rotate Data Memory right                                        | 1 Note | None                 |
| RRCA [m]        | Rotate Data Memory right through Carry with result in ACC       | 1      | С                    |
| RRC [m]         | Rotate Data Memory right through Carry                          | 1 Note | С                    |
| RLA [m]         | Rotate Data Memory left with result in ACC                      | 1      | None                 |
| RL [m]          | Rotate Data Memory left                                         | 1 Note | None                 |
| RLCA [m]        | Rotate Data Memory left through Carry with result in ACC        | 1      | С                    |
| RLC [m]         | Rotate Data Memory left through Carry                           | 1 Note | С                    |



| Mnemonic             | Description                                                                           | Cycles            | Flag Affected |  |  |  |
|----------------------|---------------------------------------------------------------------------------------|-------------------|---------------|--|--|--|
| Data Move            |                                                                                       |                   |               |  |  |  |
| MOV A,[m]            | Move Data Memory to ACC                                                               | 1                 | None          |  |  |  |
| MOV [m],A            | Move ACC to Data Memory                                                               | 1 <sup>Note</sup> | None          |  |  |  |
| MOV A,x              | Move immediate data to ACC                                                            | 1                 | None          |  |  |  |
| Bit Operation        | Bit Operation                                                                         |                   |               |  |  |  |
| CLR [m].i            | Clear bit of Data Memory                                                              | 1 <sup>Note</sup> | None          |  |  |  |
| SET [m].i            | Set bit of Data Memory                                                                | 1 <sup>Note</sup> | None          |  |  |  |
| Branch Oper          | ation                                                                                 |                   |               |  |  |  |
| JMP addr             | Jump unconditionally                                                                  | 2                 | None          |  |  |  |
| SZ [m]               | Skip if Data Memory is zero                                                           | 1 <sup>Note</sup> | None          |  |  |  |
| SZA [m]              | Skip if Data Memory is zero with data movement to ACC                                 | 1 <sup>Note</sup> | None          |  |  |  |
| SZ [m].i             | Skip if bit i of Data Memory is zero                                                  | 1 <sup>Note</sup> | None          |  |  |  |
| SNZ [m]              | Skip if Data Memory is not zero                                                       | 1 <sup>Note</sup> | None          |  |  |  |
| SNZ [m].i            | Skip if bit i of Data Memory is not zero                                              | 1 <sup>Note</sup> | None          |  |  |  |
| SIZ [m]              | Skip if increment Data Memory is zero                                                 | 1 <sup>Note</sup> | None          |  |  |  |
| SDZ [m]              | Skip if decrement Data Memory is zero                                                 | 1 <sup>Note</sup> | None          |  |  |  |
| SIZA [m]             | Skip if increment Data Memory is zero with result in ACC                              | 1 <sup>Note</sup> | None          |  |  |  |
| SDZA [m]             | Skip if decrement Data Memory is zero with result in ACC                              | 1 <sup>Note</sup> | None          |  |  |  |
| CALL addr            | Subroutine call                                                                       | 2                 | None          |  |  |  |
| RET                  | Return from subroutine                                                                | 2                 | None          |  |  |  |
| RET A,x              | Return from subroutine and load immediate data to ACC                                 | 2                 | None          |  |  |  |
| RETI                 | Return from interrupt                                                                 | 2                 | None          |  |  |  |
| Table Read Operation |                                                                                       |                   |               |  |  |  |
| TABRD [m]            | Read table (specific page) to TBLH and Data Memory                                    | 2 <sup>Note</sup> | None          |  |  |  |
| TABRDL [m]           | Read table (last page) to TBLH and Data Memory                                        | 2 <sup>Note</sup> | None          |  |  |  |
| ITABRD [m]           | Increment table pointer TBLP first and Read table to TBLH and Data Memory             | 2 <sup>Note</sup> | None          |  |  |  |
| ITABRDL [m]          | Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory | 2 <sup>Note</sup> | None          |  |  |  |
| Miscellaneou         | s                                                                                     |                   |               |  |  |  |
| NOP                  | No operation                                                                          | 1                 | None          |  |  |  |
| CLR [m]              | Clear Data Memory                                                                     | 1 <sup>Note</sup> | None          |  |  |  |
| SET [m]              | Set Data Memory                                                                       | 1 <sup>Note</sup> | None          |  |  |  |
| CLR WDT              | Clear Watchdog Timer                                                                  | 1                 | TO, PDF       |  |  |  |
| SWAP [m]             | Swap nibbles of Data Memory                                                           | 1 <sup>Note</sup> | None          |  |  |  |
| SWAPA [m]            | Swap nibbles of Data Memory with result in ACC                                        | 1                 | None          |  |  |  |
| HALT                 | Enter power down mode                                                                 | 1                 | TO, PDF       |  |  |  |

Note: 1. For skip instructions, if the result of the comparison involves a skip then up to three cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT" instruction the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after the "CLR WDT" instructions is executed. Otherwise the TO and PDF flags remain unchanged.

Rev. 1.20 178 November 20, 2019



### **Extended Instruction Set**

The extended instructions are used to support the full range address access for the data memory. When the accessed data memory is located in any data memory sector except sector 0, the extended instruction can be used to directly access the data memory instead of using the indirect addressing access. This can not only reduce the use of Flash memory space but also improve the CPU execution efficiency.

| Arithmetic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Mnemonic       | Pagarintian                                                     | Cycles            | Flog Affootod        |  |  |  |  |
|--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------|----------------|-----------------------------------------------------------------|-------------------|----------------------|--|--|--|--|
| Add Data Memory to ACC   2   Z, C, AC, OV, SC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                | Description                                                     | Cycles            | Flag Affected        |  |  |  |  |
| LADDM A,[m]         Add Data Memory to ACC with Carry         2         Z, C, AC, OV, SC           LADCM A,[m]         Add Data Memory to ACC with Carry         2         Z, C, AC, OV, SC           LSUB A,[m]         Subtract Data Memory from ACC         2         Z, C, AC, OV, SC, CZ           LSUB A,[m]         Subtract Data Memory from ACC with result in Data Memory         2 × C, AC, OV, SC, CZ           LSBCM A,[m]         Subtract Data Memory from ACC with Carry         2         Z, C, AC, OV, SC, CZ           LSBCM A,[m]         Subtract Data Memory from ACC with Carry, result in Data Memory         2 × C, AC, OV, SC, CZ           LBBCM A,[m]         Decimal adjust ACC for Addition with result in Data Memory         2 × C, AC, OV, SC, CZ           LDAA [m]         Decimal adjust ACC for Addition with result in Data Memory         2 × C         Z           LADA A,[m]         Logical AND Data Memory to ACC         2         Z         Z           LAND A,[m]         Logical AND Bata Memory to ACC         2         Z         Z           LORN A,[m]         Logical AND ACC to Data Memory         2 × D         Z           LORN A,[m]         Logical AND ACC to Data Memory         2 × Note         Z           LOPL I,[m]         Complement Data Memory with result in ACC         2         Z           LOPL I,[m] <t< td=""><td></td><td></td><td></td><td></td></t<>                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            |                |                                                                 |                   |                      |  |  |  |  |
| Add Data Memory to ACC with Carry   2   Z, C, AC, OV, SC                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | LADD A,[m]     | Add Data Memory to ACC                                          |                   |                      |  |  |  |  |
| LADCM A.[m]         Add ACC to Data memory with Carry         2 Note         Z, C, AC, OV, SC           LSUB B.(m]         Subtract Data Memory from ACC         2 Z, C, AC, OV, SC, CZ           LSUB M.(m]         Subtract Data Memory from ACC with result in Data Memory         2 Note         Z, C, AC, OV, SC, CZ           LSBCM A.(m]         Subtract Data Memory from ACC with Carry         2 Z, C, AC, OV, SC, CZ         LSBCM A.(m]         Subtract Data Memory from ACC with Carry, result in Data Memory         2 Note         Z, C, AC, OV, SC, CZ           LSBCM A.(m]         Decimal adjust ACC for Addition with result in Data Memory         2 Note         Z, C, AC, OV, SC, CZ           LORD A.(m]         Logical AND Data Memory to ACC         2 Z         Z           LOR A.(m]         Logical OR Data Memory to ACC         2 Z         Z           LOR A.(m]         Logical XOR Data Memory to ACC         2 Z         Z           LOR A.(m]         Logical XOR Data Memory to ACC         2 Z         Z           LOR A.(m)         Logical XOR Data Memory to ACC         2 Z         Z           LOR A.(m)         Logical AND ACC to Data Memory         2 Note         Z           LOR A.(m)         Logical AND ACC to Data Memory         2 Note         Z           LOR A.(m)         Logical ACC To Data Memory         2 Note         Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | LADDM A,[m]    | •                                                               | 2 <sup>Note</sup> |                      |  |  |  |  |
| Subtract Data Memory from ACC   2   Z, C, AC, OV, SC, CZ                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                |                                                                 | _                 |                      |  |  |  |  |
| LSUBM A.[m] Subtract Data Memory from ACC with result in Data Memory 2 Note   Z, C, AC, OV, SC, CZ LSBC A.[m] Subtract Data Memory from ACC with Carry   2 Z, C, AC, OV, SC, CZ LSBCM A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note   Z, C, AC, OV, SC, CZ LSBCM A.[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note   Z, C, AC, OV, SC, CZ LOAA [m] Decimal adjust ACC for Addition with result in Data Memory   2 Note   Z Z Z   Z   Z   Z   Z   Z   Z   Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | LADCM A,[m]    | Add ACC to Data memory with Carry                               | 2 <sup>Note</sup> | Z, C, AC, OV, SC     |  |  |  |  |
| LSBC A, m   Subtract Data Memory from ACC with Carry   2 Z, C, AC, OV, SC, CZ LSBCMA, [m]   Subtract Data Memory from ACC with Carry, result in Data Memory   2 Note   Z, C, AC, OV, SC, CZ LDAA [m]   Decimal adjust ACC for Addition with result in Data Memory   2 Note   C   C LORA [m]   Logical AND Data Memory to ACC   2 Z Z LAND A, [m]   Logical OR Data Memory to ACC   2 Z Z LAND A, [m]   Logical OR Data Memory to ACC   2 Z Z LAND A, [m]   Logical AND ACC to Data Memory to ACC   2 Z Z LAND A, [m]   Logical AND ACC to Data Memory to ACC   2 Z Z LAND A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Logical AND ACC to Data Memory   2 Note   Z LORA A, [m]   Increment Data Memory with result in ACC   2 Z Z LORA A, [m]   Increment Data Memory with result in ACC   2 Z Z LORA A, [m]   Increment Data Memory with result in ACC   2 Z Z LORA A, [m]   Increment Data Memory with result in ACC   2 Z Z LORA A, [m]   Decrement Data Memory right with result in ACC   2 None   LRRA [m]   Rotate Data Memory right through Carry with result in ACC   2 C C LRRC [m]   Rotate Data Memory left with result in ACC   2 None   LRLC [m]   Rotate Data Memory left through Carry with result in ACC   2 None   LRLC [m]   Rotate Data Memory left through Carry with result in ACC   2 None   LRLC [m]   Rotate Data Memory left through Carry with result in ACC   2 None   LRLC [m]   Rotate Data Memory left through Carry with result in ACC   2 None   LRLC [m]   Rotate Data Memory left through Carry with result in ACC   2 None   LRLC [m]   Rotate Data Memory left through Carry with re | LSUB A,[m]     |                                                                 |                   |                      |  |  |  |  |
| LSBCM A,[m] Subtract Data Memory from ACC with Carry, result in Data Memory 2 Note                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             | LSUBM A,[m]    | · · · · · · · · · · · · · · · · · · ·                           | 2 <sup>Note</sup> | Z, C, AC, OV, SC, CZ |  |  |  |  |
| LDAA [m] Decimal adjust ACC for Addition with result in Data Memory 2 Note C  Logic Operation  LAND A,[m] Logical AND Data Memory to ACC 2 Z Z  LOR A,[m] Logical OR Data Memory to ACC 2 Z Z  LXOR A,[m] Logical OR Data Memory to ACC 2 Z Z  LXOR A,[m] Logical OR Data Memory to ACC 2 Z Z  LXOR A,[m] Logical OR Data Memory to ACC 2 Z Z  LXORM A,[m] Logical AND ACC to Data Memory 2 Note Z  LORM A,[m] Logical OR ACC to Data Memory 2 Note Z  LORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A,[m] Lorement Data Memory With result in ACC 2 Z Z  LINCA [m] Increment Data Memory with result in ACC 3 Z  LINCA [m] Increment Data Memory with result in ACC 4 Z  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINCE [m] Decrement Data Memory with result in ACC 2 Z  ROTAL DECCA [m] Decrement Data Memory with result in ACC 2 Z  ROTAL DECCA [m] Rotate Data Memory right with result in ACC 2 None LARR [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 None LARL [m] Rotate Data Memory left with result in ACC 2 None LARL [m] Rotate Data Memory left with result in ACC 2 None LARL [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 None LARL [m] Rotate Data Memory left through Carry with result in ACC 2 None LARL [m] Rotate Data Memory left through Carry with result in ACC 3 None LARL [m] Rotate Data Memory left through Carry with result in ACC 3 None LARL [m] Rotate Data Memory left through Carry with result in ACC 3 None LARL [m] Rotate Data Memory left through Carry with result in ACC 3 None LARL [m] Rotate Data Memory left  | LSBC A,[m]     |                                                                 |                   | Z, C, AC, OV, SC, CZ |  |  |  |  |
| Logic Operation  LAND A.[m] Logical AND Data Memory to ACC 2 Z  LOR A.[m] Logical OR Data Memory to ACC 2 Z  LXOR A.[m] Logical XOR Data Memory to ACC 2 Z  LXOR A.[m] Logical XOR Data Memory to ACC 2 Z  LXOR A.[m] Logical AND ACC to Data Memory to ACC 2 Z  LANDM A.[m] Logical AND ACC to Data Memory 2 Note Z  LXORM A.[m] Logical AND ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Increment Data Memory with result in ACC 2 Z  LXORM A.[m] Increment Data Memory with result in ACC 2 Z  LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z  LXORM A.[m] Decrement Data Memory with result in ACC 2 Z  LXORM A.[m] Decrement Data Memory with result in ACC 2 Z  ROCATE  LRRA [m] Rotate Data Memory right with result in ACC 2 None LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory left with result in ACC 2 None LRRC [m] Rotate Data Memory left with result in ACC 2 C  LRLA [m] Rotate Data Memory left with result in ACC 2 C  LRLA [m] Rotate Data Memory left with result in ACC 2 C  LRLC [m] Rotate Data Memory left with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  DATA MOVE  LMOV A.[m] Move Data Memory to ACC 2 None LMOV [m], A Move ACC to Data Memory 2 Note None Bit Operation  LCLR [m]. Clear bit of Data Memory 2 None None Bit Operation                                                                                                                                                                                                                                                                                                             | LSBCM A,[m]    | Subtract Data Memory from ACC with Carry, result in Data Memory | _                 | Z, C, AC, OV, SC, CZ |  |  |  |  |
| LAND A.[m] Logical AND Data Memory to ACC  LOR A.[m] Logical OR Data Memory to ACC  LOR A.[m] Logical OR Data Memory to ACC  LXOR A.[m] Logical AND DACC to Data Memory  LORM A.[m] Logical AND ACC to Data Memory  LORM A.[m] Logical AND ACC to Data Memory  LORM A.[m] Logical AND ACC to Data Memory  LXORM A.[m] Complement Data Memory  LXORM A.[m] Complement Data Memory  LXORM A.[m] Complement Data Memory with result in ACC  LXORM A.[m] Increment Data Memory with result in ACC  LXORM A.[m] Increment Data Memory with result in ACC  LXORM A.[m] Decrement Data Memory with result in ACC  LXORM A.[m] Decrement Data Memory with result in ACC  LXORM A.[m] Decrement Data Memory right with result in ACC  LXORM A.[m] Rotate Data Memory right with result in ACC  LXORM A.[m] Rotate Data Memory right through Carry with result in ACC  LXORM A.[m] Rotate Data Memory right through Carry  LXORM A.[m] Rotate Data Memory right through Carry  LXORM A.[m] Rotate Data Memory left with result in ACC  LXRC [m] Rotate Data Memory left with result in ACC  LXRC [m] Rotate Data Memory left through Carry  LXORM A.[m] Rotate Data Memory left through Carry with result in ACC  LXRL [m] Rotate Data Memory left through Carry with result in ACC  LXRL [m] Rotate Data Memory left through Carry with result in ACC  LXRL [m] Rotate Data Memory left through Carry  LXORM A.[m] Move Data Memory to ACC  LXRL [m] Rotate Data Memory to ACC  | LDAA [m]       | Decimal adjust ACC for Addition with result in Data Memory      | 2 <sup>Note</sup> | С                    |  |  |  |  |
| LOR A, [m]   Logical OR Data Memory to ACC   2   Z   Z   LXOR A, [m]   Logical XOR Data Memory to ACC   2   Z   Z   Z   LANDM A, [m]   Logical AND ACC to Data Memory   2 Note   Z   Z   Z   LORM A, [m]   Logical OR ACC to Data Memory   2 Note   Z   Z   LORM A, [m]   Logical OR ACC to Data Memory   2 Note   Z   Z   Z   Z   Z   Z   Z   Z   Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Logic Operatio | n                                                               |                   |                      |  |  |  |  |
| LXOR A,[m] Logical XOR Data Memory to ACC  LANDM A,[m] Logical AND ACC to Data Memory  LORM A,[m] Logical OR ACC to Data Memory  LXORM A,[m] Logical OR ACC to Data Memory  LXORM A,[m] Logical XOR ACC to Data Memory  LXORM A,[m] Complement Data Memory  LXORM A,[m] Complement Data Memory with result in ACC  LXORM A,[m] Increment Data Memory with result in ACC  LXINC [m] Increment Data Memory  LXINC [m] Decrement Data Memory  LXINC [m] Decrement Data Memory with result in ACC  LXINC [m] Decrement Data Memory  LXORD A,[m] Decrement Data Memory  LXORD A,[m] Decrement Data Memory right with result in ACC  LXINC [m] Rotate Data Memory right with result in ACC  LXINC [m] Rotate Data Memory right through Carry with result in ACC  LXINC [m] Rotate Data Memory right through Carry  LXORM A,[m] Rotate Data Memory left with result in ACC  LXINC [m] Rotate Data Memory left with result in ACC  LXINC [m] Rotate Data Memory left with result in ACC  LXINC [m] Rotate Data Memory left with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result in ACC  LXINC [m] Rotate Data Memory left through Carry with result | LAND A,[m]     | Logical AND Data Memory to ACC                                  | 2                 | Z                    |  |  |  |  |
| LANDM A.[m] Logical AND ACC to Data Memory 2 Note Z LORM A.[m] Logical OR ACC to Data Memory 2 Note Z LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z LXORM A.[m] Logical XOR ACC to Data Memory 2 Note Z LCPL [m] Complement Data Memory with result in ACC 2 Z LCPLA [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LINC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z ROTA  LARRA [m] Rotate Data Memory right with result in ACC 2 None LRRA [m] Rotate Data Memory right with result in ACC 2 None LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRLA [m] Rotate Data Memory left with result in ACC 2 C LRLA [m] Rotate Data Memory left with result in ACC 2 C LRLA [m] Rotate Data Memory left with result in ACC 2 C LRLA [m] Rotate Data Memory left with result in ACC 2 C LRLA [m] Rotate Data Memory left with result in ACC 2 C LRLA [m] Rotate Data Memory left with result in ACC 2 C LRLA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLA [m] Rotate Data Memory left through Carry with result in ACC 2 C LRLA [m] Rotate Data Memory left through Carry with result in ACC 2 C Data Move LMCV [m] Move Data Memory to ACC 2 None LMOV A.[m] Move Data Memory to ACC 2 None LMOV [m] Move ACC to Data Memory 2 Note None Bit Operation LCLR [m]. Clear bit of Data Memory None                                                                                                                                                                                                                                                                                                                                                                                                                                              | LOR A,[m]      | Logical OR Data Memory to ACC                                   | 2                 | Z                    |  |  |  |  |
| LORM A,[m] Logical OR ACC to Data Memory 2 Note Z LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z LCPL [m] Complement Data Memory 2 Note Z LCPLA [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z LINCE [m] Increment Data Memory with result in ACC 3 Z LINCE [m] Increment Data Memory with result in ACC 4 Z LINCE [m] Increment Data Memory 2 Note Z LDEC [m] Decrement Data Memory with result in ACC 3 Z LDEC [m] Decrement Data Memory 2 Note Z LDEC [m] Decrement Data Memory 1 None Z LRRA [m] Rotate Data Memory 1 None Z LRRA [m] Rotate Data Memory 1 None Z LRRA [m] Rotate Data Memory 1 None Z LRRCA [m] Rotate Data Memory 1 None Z LRRCA [m] Rotate Data Memory 1 None Z LRLA [m] Rotate Data Memory 1 None Z LRLC [m] Move Data Memory 1 None Z LRLC [m] No | LXOR A,[m]     | Logical XOR Data Memory to ACC                                  | 2                 | Z                    |  |  |  |  |
| LXORM A,[m] Logical XOR ACC to Data Memory 2 Note Z LCPL [m] Complement Data Memory 2 Note Z LCPLA [m] Complement Data Memory with result in ACC 2 Z Increment & Decrement LINCA [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LINC [m] Increment Data Memory with result in ACC 2 Z LDECA [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z LDEC [m] Decrement Data Memory with result in ACC 2 Z Rotate LRRA [m] Rotate Data Memory right with result in ACC 2 None LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C LRRC [m] Rotate Data Memory left with result in ACC 2 None LRLA [m] Rotate Data Memory left with result in ACC 2 None LRLA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left through Carry with result in ACC 2 None LRCA [m] Rotate Data Memory left left left  | LANDM A,[m]    | Logical AND ACC to Data Memory                                  | 2 <sup>Note</sup> | Z                    |  |  |  |  |
| LXORM A,[m]   Logical XOR ACC to Data Memory   2 Note   Z                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | LORM A,[m]     | Logical OR ACC to Data Memory                                   | 2 <sup>Note</sup> | Z                    |  |  |  |  |
| Complement Data Memory   Complement Data Memory   Complement Data Memory with result in ACC   Complement & Complement Data Memory with result in ACC   Complement & Complement Data Memory with result in ACC   Complement Data Memory with result in ACC   Complement Data Memory   Complement Data M   | LXORM A,[m]    |                                                                 | 2 <sup>Note</sup> | Z                    |  |  |  |  |
| Complement Data Memory with result in ACC   2   Z   Z   Increment & Decrement                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  |                | Complement Data Memory                                          | 2 <sup>Note</sup> | Z                    |  |  |  |  |
| Increment & Decrement  LINCA [m] Increment Data Memory with result in ACC 2 Z  LINC [m] Increment Data Memory 2 2 Note Z  LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory with result in ACC 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None 2 None  LRRA [m] Rotate Data Memory right with result in ACC 2 None 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry 2 None C  LRLA [m] Rotate Data Memory left with result in ACC 2 None C  LRLA [m] Rotate Data Memory left with result in ACC 2 None C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  Data Move  LMOV A, [m] Move Data Memory to ACC 2 None None Move ACC to Data Memory 2 None None S  Bit Operation  LCLR [m].i Clear bit of Data Memory 2 None None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          |                | Complement Data Memory with result in ACC                       | 2                 | Z                    |  |  |  |  |
| LINC [m] Increment Data Memory  LDECA [m] Decrement Data Memory with result in ACC  2 Z  LDEC [m] Decrement Data Memory  Rotate  LRRA [m] Rotate Data Memory right with result in ACC  LRRA [m] Rotate Data Memory right  LRRA [m] Rotate Data Memory right  LRRA [m] Rotate Data Memory right  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  C LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left through Carry with result in ACC  C C C C C C C C C C C C C C C C C                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    |                |                                                                 |                   |                      |  |  |  |  |
| LDECA [m] Decrement Data Memory with result in ACC  LDEC [m] Decrement Data Memory  Rotate  LRRA [m] Rotate Data Memory right with result in ACC  LRR [m] Rotate Data Memory right through Carry with result in ACC  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left  Rotate Data Memory left through Carry with result in ACC  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  CLRLC [m] Rotate Data Memory left through Carry  Move  LMOV A,[m] Move Data Memory to ACC  LMOV [m],A Move ACC to Data Memory  Clear bit of Data Memory  None  None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       | LINCA [m]      | Increment Data Memory with result in ACC                        | 2                 | Z                    |  |  |  |  |
| LDECA [m] Decrement Data Memory with result in ACC 2 Z  LDEC [m] Decrement Data Memory 2 Z  Rotate  LRRA [m] Rotate Data Memory right with result in ACC 2 None  LRRA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory left with result in ACC 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left 2 None  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 None  LMOV A, [m] Move Data Memory to ACC 2 None  LMOV [m], A Move ACC to Data Memory 2 None  Bit Operation  LCLR [m]. Clear bit of Data Memory None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       |                |                                                                 | 2 <sup>Note</sup> | Z                    |  |  |  |  |
| Rotate  LRRA [m] Rotate Data Memory right with result in ACC  LRR [m] Rotate Data Memory right  Rotate Data Memory right  Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  Rotate Data Memory right through Carry  Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  Rotate Data Memory left  Rotate Data Memory left through Carry with result in ACC  LRLC [m] Rotate Data Memory left through Carry with result in ACC  LRLC [m] Rotate Data Memory left through Carry  Rotate Data Memory left Large Carry  Rotate D |                | Decrement Data Memory with result in ACC                        | 2                 | Z                    |  |  |  |  |
| Rotate  LRRA [m] Rotate Data Memory right with result in ACC  LRR [m] Rotate Data Memory right  RRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  RRCA [m] Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  LRLC [m] Rotate Data Memory left through Carry  Data Move  LMOV A, [m] Move Data Memory to ACC  LMOV [m], A Move ACC to Data Memory  Bit Operation  LCLR [m]. Clear bit of Data Memory  2 None  None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | LDEC [m]       | ·                                                               | 2 <sup>Note</sup> | Z                    |  |  |  |  |
| LRRA [m] Rotate Data Memory right with result in ACC  LRR [m] Rotate Data Memory right  Rotate Data Memory right through Carry with result in ACC  LRRCA [m] Rotate Data Memory right through Carry with result in ACC  LRRC [m] Rotate Data Memory right through Carry  Rotate Data Memory left with result in ACC  LRLA [m] Rotate Data Memory left with result in ACC  LRL [m] Rotate Data Memory left  Rotate Data Memory left through Carry with result in ACC  LRLCA [m] Rotate Data Memory left through Carry with result in ACC  LRLC [m] Rotate Data Memory left through Carry  Data Move  LMOV A, [m] Move Data Memory to ACC  LMOV [m], A Move ACC to Data Memory  Clear bit of Data Memory  Anne  None  None  None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 |                |                                                                 |                   |                      |  |  |  |  |
| LRR [m] Rotate Data Memory right 2 None  LRRCA [m] Rotate Data Memory right through Carry with result in ACC 2 C  LRRC [m] Rotate Data Memory right through Carry 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left 2 None  LRL [m] Rotate Data Memory left 2 None  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry 2 None  C  Data Move  LMOV A,[m] Move Data Memory to ACC 2 None  LMOV [m], A Move ACC to Data Memory 2 None  Bit Operation  LCLR [m]. Clear bit of Data Memory 2 None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | LRRA [m]       | Rotate Data Memory right with result in ACC                     | 2                 | None                 |  |  |  |  |
| LRRC [m] Rotate Data Memory right through Carry 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left 2 None  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry 2 Note C  Data Move  LMOV A,[m] Move Data Memory to ACC 2 None  LMOV [m],A Move ACC to Data Memory 2 None  Bit Operation  LCLR [m]. Clear bit of Data Memory None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | LRR [m]        |                                                                 | 2 <sup>Note</sup> | None                 |  |  |  |  |
| LRRC [m] Rotate Data Memory right through Carry 2 None  LRLA [m] Rotate Data Memory left with result in ACC 2 None  LRL [m] Rotate Data Memory left 2 None  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLCA [m] Rotate Data Memory left through Carry with result in ACC 2 C  LRLC [m] Rotate Data Memory left through Carry 2 Note C  Data Move  LMOV A,[m] Move Data Memory to ACC 2 None  LMOV [m],A Move ACC to Data Memory 2 None  Bit Operation  LCLR [m]. Clear bit of Data Memory None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | LRRCA [m]      | Rotate Data Memory right through Carry with result in ACC       | 2                 | С                    |  |  |  |  |
| LRLA [m]         Rotate Data Memory left with result in ACC         2         None           LRL [m]         Rotate Data Memory left         2 <sup>Note</sup> None           LRLCA [m]         Rotate Data Memory left through Carry with result in ACC         2         C           LRLC [m]         Rotate Data Memory left through Carry         2 <sup>Note</sup> C           Data Move           LMOV A,[m]         Move Data Memory to ACC         2         None           LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation           LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | LRRC [m]       |                                                                 | 2 <sup>Note</sup> | С                    |  |  |  |  |
| LRL [m]         Rotate Data Memory left         2 <sup>Note</sup> None           LRLCA [m]         Rotate Data Memory left through Carry with result in ACC         2         C           LRLC [m]         Rotate Data Memory left through Carry         2 <sup>Note</sup> C           Data Move           LMOV A,[m]         Move Data Memory to ACC         2         None           LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation           LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  | LRLA [m]       |                                                                 | 2                 | None                 |  |  |  |  |
| LRLCA [m]         Rotate Data Memory left through Carry with result in ACC         2         C           LRLC [m]         Rotate Data Memory left through Carry         2 <sup>Note</sup> C           Data Move           LMOV A,[m]         Move Data Memory to ACC         2         None           LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation           LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   | LRL [m]        | Rotate Data Memory left                                         | 2 <sup>Note</sup> | None                 |  |  |  |  |
| Data Move           LMOV A,[m]         Move Data Memory to ACC         2         None           LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation         LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | LRLCA [m]      |                                                                 | 2                 | С                    |  |  |  |  |
| Data Move           LMOV A,[m]         Move Data Memory to ACC         2         None           LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation         LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | LRLC [m]       | Rotate Data Memory left through Carry                           | 2 <sup>Note</sup> | С                    |  |  |  |  |
| LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation         LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | Data Move      | , , , , , , , , , , , , , , , , , , , ,                         |                   |                      |  |  |  |  |
| LMOV [m],A         Move ACC to Data Memory         2 <sup>Note</sup> None           Bit Operation         LCLR [m].i         Clear bit of Data Memory         2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           | LMOV A,[m]     | Move Data Memory to ACC                                         | 2                 | None                 |  |  |  |  |
| Bit Operation  LCLR [m].i Clear bit of Data Memory 2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      | LMOV [m],A     |                                                                 | 2 <sup>Note</sup> | None                 |  |  |  |  |
| LCLR [m].i Clear bit of Data Memory 2 <sup>Note</sup> None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     | Bit Operation  |                                                                 |                   | 1                    |  |  |  |  |
|                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                | LCLR [m].i     | Clear bit of Data Memory                                        | 2 <sup>Note</sup> | None                 |  |  |  |  |
| LSET IMI.I Set bit of Data Memory   2"***   None                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               | LSET [m].i     | Set bit of Data Memory                                          | 2 <sup>Note</sup> | None                 |  |  |  |  |



| Mnemonic      | Description                                                                           | Cycles            | Flag Affected |  |  |  |
|---------------|---------------------------------------------------------------------------------------|-------------------|---------------|--|--|--|
| Branch        |                                                                                       |                   |               |  |  |  |
| LSZ [m]       | Skip if Data Memory is zero                                                           | 2 <sup>Note</sup> | None          |  |  |  |
| LSZA [m]      | Skip if Data Memory is zero with data movement to ACC                                 | 2 <sup>Note</sup> | None          |  |  |  |
| LSNZ [m]      | Skip if Data Memory is not zero                                                       | 2 <sup>Note</sup> | None          |  |  |  |
| LSZ [m].i     | Skip if bit i of Data Memory is zero                                                  | 2 <sup>Note</sup> | None          |  |  |  |
| LSNZ [m].i    | Skip if bit i of Data Memory is not zero                                              | 2 <sup>Note</sup> | None          |  |  |  |
| LSIZ [m]      | Skip if increment Data Memory is zero                                                 | 2 <sup>Note</sup> | None          |  |  |  |
| LSDZ [m]      | Skip if decrement Data Memory is zero                                                 | 2 <sup>Note</sup> | None          |  |  |  |
| LSIZA [m]     | Skip if increment Data Memory is zero with result in ACC                              | 2 <sup>Note</sup> | None          |  |  |  |
| LSDZA [m]     | Skip if decrement Data Memory is zero with result in ACC                              | 2 <sup>Note</sup> | None          |  |  |  |
| Table Read    |                                                                                       |                   |               |  |  |  |
| LTABRD [m]    | Read table to TBLH and Data Memory                                                    | 3 <sup>Note</sup> | None          |  |  |  |
| LTABRDL [m]   | Read table (last page) to TBLH and Data Memory                                        | 3 <sup>Note</sup> | None          |  |  |  |
| LITABRD [m]   | Increment table pointer TBLP first and Read table to TBLH and Data Memory             | 3 <sup>Note</sup> | None          |  |  |  |
| LITABRDL [m]  | Increment table pointer TBLP first and Read table (last page) to TBLH and Data Memory | 3 <sup>Note</sup> | None          |  |  |  |
| Miscellaneous |                                                                                       |                   |               |  |  |  |
| LCLR [m]      | Clear Data Memory                                                                     | 2 <sup>Note</sup> | None          |  |  |  |
| LSET [m]      | Set Data Memory                                                                       | 2 <sup>Note</sup> | None          |  |  |  |
| LSWAP [m]     | Swap nibbles of Data Memory                                                           | 2 <sup>Note</sup> | None          |  |  |  |
| LSWAPA [m]    | Swap nibbles of Data Memory with result in ACC                                        | 2                 | None          |  |  |  |

Note: 1. For these extended skip instructions, if the result of the comparison involves a skip then up to four cycles are required, if no skip takes place two cycles is required.

Rev. 1.20 180 November 20, 2019

<sup>2.</sup> Any extended instruction which changes the contents of the PCL register will also require three cycles for execution.



#### **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

 $\begin{aligned} & \text{Operation} & & \text{ACC} \leftarrow \text{ACC} + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C, SC

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z





CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  ( Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$  $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow \overline{[m]}$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C



**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

PDF  $\leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation  $ACC \leftarrow x$ Affected flag(s) None

**MOV** [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None





**NOP** No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

**RL [m]** Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

Rev. 1.20 184 November 20, 2019



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

C Affected flag(s)

Rotate Data Memory left through Carry with result in ACC RLCA [m]

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation  $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

[m].7 ← C

 $C \leftarrow [m].0$ 

Affected flag(s) C





RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SBC A, x** Subtract immediate data from ACC with Carry

Description The immediate data and the complement of the carry flag are subtracted from the

Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag

will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - C$ Affected flag(s) OV, Z, AC, C, SC, CZ

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

Rev. 1.20 186 November 20, 2019



SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$ 

**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if Data Memory is not 0

Description If the specified Data Memory is not 0, the following instruction is skipped. As this requires the

insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is 0 the program proceeds with the following instruction.

 $Operation \qquad \qquad Skip \ if \ [m].i \neq 0$ 

Affected flag(s) None

**SNZ [m]** Skip if Data Memory is not 0

Description If the specified Data Memory is not 0, the following instruction is skipped. As this requires the

insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

**SUB A,[m]** Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ



SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

The specified Data Memory is subtracted from the contents of the Accumulator. The result is Description

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

HT66F2740

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

> The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C, SC, CZ

SWAP [m] Swap nibbles of Data Memory

The low-order and high-order nibbles of the specified Data Memory are interchanged. Description

Operation  $[m].3\sim[m].0 \leftrightarrow [m].7\sim[m].4$ 

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

The low-order and high-order nibbles of the specified Data Memory are interchanged. The Description

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

> requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

Skip if Data Memory is 0 with data movement to ACC SZA [m]

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

 $ACC \leftarrow [m]$ Operation

Skip if [m]=0

None Affected flag(s)

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.20 188 November 20, 2019



**TABRD [m]** Read table (specific page) to TBLH and Data Memory

Description The low byte of the program code (specific page) addressed by the table pointer pair

(TBLP and TBHP) is moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**TABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRD [m]** Increment table pointer low byte first and read table to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the program code addressed by the

table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte

moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**ITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**XOR A,x** Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.20 189 November 20, 2019



#### **Extended Instruction Definition**

The extended instructions are used to directly access the data stored in any data memory sections.

**LADC A,[m]** Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ Affected flag(s) OV, Z, AC, C, SC

**LADCM A,[m]** Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] + C \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C, SC} \end{aligned}$ 

**LADD A,[m]** Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

**LADDM A,[m]** Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C, SC

LAND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

**LANDM A,[m]** Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

LCLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

LCLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  0 Affected flag(s) None



LCPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow [m]$ 

Affected flag(s) Z

**LCPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**LDAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s)

**LDEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**LDECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**LINC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**LINCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z





LMOV A,[m] Move Data Memory to ACC

The contents of the specified Data Memory are copied to the Accumulator. Description

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

LMOV [m],A Move ACC to Data Memory

The contents of the Accumulator are copied to the specified Data Memory. Description

Operation  $[m] \leftarrow ACC$ Affected flag(s) None

LOR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

 $ACC \leftarrow ACC "OR" [m]$ Operation

Affected flag(s) Z

LORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

 $[m] \leftarrow ACC "OR" [m]$ Operation

Affected flag(s) Z

LRL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

LRLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

LRLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$  $C \leftarrow [m].7$ 

Affected flag(s)

LRLCA [m] Rotate Data Memory left through Carry with result in ACC

Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the Description

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C



LRR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

**LRRA [m]** Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0

rotated into bit 7. The rotated result is stored in the Accumulator and the contents of the

Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

LRRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation [m].i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $[m].7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s)

**LRRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$ 

 $C \leftarrow [m].0$ 

Affected flag(s) C

**LSBC A,[m]** Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ

**LSBCM A,[m]** Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ Affected flag(s) OV, Z, AC, C, SC, CZ





**LSDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**LSDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**LSET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation  $[m] \leftarrow FFH$ Affected flag(s) None

**LSET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation [m].i  $\leftarrow$  1 Affected flag(s) None

**LSIZ** [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**LSIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**LSNZ [m].i** Skip if Data Memory is not 0

Description If the specified Data Memory is not 0, the following instruction is skipped. As this requires the

insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None



**LSNZ [m]** Skip if Data Memory is not 0

Description If the content of the specified Data Memory is not 0, the following instruction is skipped. As

this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if  $[m] \neq 0$ 

Affected flag(s) None

**LSUB A,[m]** Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C, SC, CZ

**LSUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & [m] \leftarrow \text{ACC} - [m] \\ \text{Affected flag(s)} & \text{OV, Z, AC, C, SC, CZ} \\ \end{array}$ 

**LSWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None

**LSWAPA [m]** Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3\sim ACC.0 \leftarrow [m].7\sim [m].4$ 

 $ACC.7{\sim}ACC.4 \leftarrow [m].3{\sim}[m].0$ 

Affected flag(s) None

**LSZ [m]** Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

**LSZA [m]** Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None



**LSZ [m].i** Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

**LTABRD [m]** Read table (current page) to TBLH and Data Memory

Description The low byte of the program code (current page) addressed by the table pointer (TBLP) is

moved to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LTABRDL [m]** Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRD [m]** Increment table pointer low byte first and read table to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the program code addressed by the

table pointer (TBHP and TBLP) is moved to the specified Data Memory and the high byte

moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LITABRDL [m]** Increment table pointer low byte first and read table (last page) to TBLH and Data Memory

Description Increment table pointer low byte, TBLP, first and then the low byte of the program code

(last page) addressed by the table pointer (TBLP) is moved to the specified Data Memory and

the high byte moved to TBLH.

Operation  $[m] \leftarrow program code (low byte)$ 

TBLH ← program code (high byte)

Affected flag(s) None

**LXOR A,[m]** Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

**LXORM A,[m]** Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

Rev. 1.20 196 November 20, 2019



#### **Package Information**


Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information



# 16-pin NSOP-EP (150mil) Outline Dimensions










| Symbol | Dimensions in inch |           |       |
|--------|--------------------|-----------|-------|
|        | Min.               | Nom.      | Max.  |
| A      | _                  | 0.236 BSC | _     |
| В      | _                  | 0.154 BSC | _     |
| D1     | 0.059              | _         | _     |
| E2     | 0.039              | _         | _     |
| С      | 0.012              | _         | 0.020 |
| C,     | _                  | 0.390 BSC | _     |
| D      | _                  | _         | 0.069 |
| E      | _                  | 0.050 BSC | _     |
| F      | 0.000              | _         | 0.006 |
| G      | 0.016              | _         | 0.050 |
| Н      | 0.004              | _         | 0.010 |
| α      | 0°                 | _         | 8°    |


| Comphal | Dimensions in mm |          |      |
|---------|------------------|----------|------|
| Symbol  | Min.             | Nom.     | Max. |
| A       | _                | 6.00 BSC | _    |
| В       | _                | 3.90 BSC | _    |
| D1      | 1.50             | _        | _    |
| E2      | 1.00             | _        | _    |
| С       | 0.31             | _        | 0.51 |
| C,      | _                | 9.90 BSC | _    |
| D       | _                | _        | 1.75 |
| E       | _                | 1.27 BSC | _    |
| F       | 0.00             | _        | 0.15 |
| G       | 0.40             | _        | 1.27 |
| Н       | 0.10             | _        | 0.25 |
| α       | 0°               | _        | 8°   |


Rev. 1.20 198 November 20, 2019



# 24-pin SSOP-EP (150mil) Outline Dimensions











| Symbol | Dimensions in inch |           |       |
|--------|--------------------|-----------|-------|
|        | Min.               | Nom.      | Max.  |
| A      | _                  | 0.236 BSC | _     |
| В      | _                  | 0.154 BSC | _     |
| С      | 0.008              | _         | 0.012 |
| C'     | _                  | 0.341 BSC | _     |
| D      | _                  | _         | 0.069 |
| D1     | _                  | 0.140     | _     |
| E      | _                  | 0.025 BSC | _     |
| E2     | _                  | 0.096     | _     |
| F      | 0.000              | _         | 0.004 |
| G      | 0.016              | _         | 0.050 |
| Н      | 0.004              | _         | 0.010 |
| α      | 0°                 | _         | 8°    |


| Symbol | Dimensions mm |           |      |
|--------|---------------|-----------|------|
|        | Min.          | Nom.      | Max. |
| A      | _             | 6.00 BSC  | _    |
| В      | _             | 3.90 BSC  | _    |
| С      | 0.20          | _         | 0.30 |
| C'     | _             | 8.66 BSC  | _    |
| D      | _             | _         | 1.75 |
| D1     | _             | 3.56      | _    |
| E      | _             | 0.635 BSC | _    |
| E2     | _             | 2.44      | _    |
| F      | 0.00          | _         | 0.10 |
| G      | 0.41          | _         | 1.27 |
| Н      | 0.10          | _         | 0.25 |
| α      | 0°            | _         | 8°   |



# 24-pin SOP (300mil) Outline Dimensions








| Symbol | Dimensions in inch |           |       |
|--------|--------------------|-----------|-------|
|        | Min.               | Nom.      | Max.  |
| А      | _                  | 0.406 BSC | _     |
| В      | _                  | 0.295 BSC | _     |
| С      | 0.012              | _         | 0.020 |
| C'     | _                  | 0.606 BSC | _     |
| D      | _                  | _         | 0.104 |
| Е      | _                  | 0.050 BSC | _     |
| F      | 0.004              | _         | 0.012 |
| G      | 0.016              | _         | 0.050 |
| Н      | 0.008              | _         | 0.013 |
| α      | 0°                 | _         | 8°    |


| Symbol | Dimensions in mm |           |      |
|--------|------------------|-----------|------|
|        | Min.             | Nom.      | Max. |
| A      | _                | 10.30 BSC | _    |
| В      | _                | 7.50 BSC  | _    |
| С      | 0.31             | _         | 0.51 |
| C,     | _                | 15.40 BSC | _    |
| D      | _                | _         | 2.65 |
| E      | _                | 1.27 BSC  | _    |
| F      | 0.10             | _         | 0.30 |
| G      | 0.40             | _         | 1.27 |
| Н      | 0.20             | _         | 0.33 |
| α      | 0°               | _         | 8°   |

Rev. 1.20 200 November 20, 2019



# 28-pin SOP (300mil) Outline Dimensions







| Symbol | Dimensions in inch |           |       |
|--------|--------------------|-----------|-------|
|        | Min.               | Nom.      | Max.  |
| A      | _                  | 0.406 BSC | _     |
| В      | _                  | 0.295 BSC | _     |
| С      | 0.012              | _         | 0.020 |
| C'     | _                  | 0.705 BSC | _     |
| D      | _                  | _         | 0.104 |
| E      | _                  | 0.050 BSC | _     |
| F      | 0.004              | _         | 0.012 |
| G      | 0.016              | _         | 0.050 |
| Н      | 0.008              | _         | 0.013 |
| α      | 0°                 | _         | 8°    |

| Cumhal | Dimensions in mm |           |      |
|--------|------------------|-----------|------|
| Symbol | Min.             | Nom.      | Max. |
| A      | _                | 10.30 BSC | _    |
| В      | _                | 7.50 BSC  | _    |
| С      | 0.31             | _         | 0.51 |
| C'     | _                | 17.90 BSC | _    |
| D      | _                | _         | 2.65 |
| E      | _                | 1.27 BSC  | _    |
| F      | 0.10             | _         | 0.30 |
| G      | 0.40             | _         | 1.27 |
| Н      | 0.20             | _         | 0.33 |
| α      | 0°               | _         | 8°   |



#### Copyright<sup>©</sup> 2019 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.

Rev. 1.20 202 November 20, 2019