

# Sub-1GHz Transmitter A/D Flash MCU

# BC66F2133

Revision: V1.00 Date: November 20, 2020

www.holtek.com



# **Table of Contents**

Features	6
CPU Features	6
Peripheral Features	
RF Features	6
General Description	7
Block Diagram	8
Pin Assignment	8
Pin Description	9
Internally Connected Pin	10
Absolute Maximum Ratings	10
D.C. Characteristics	11
Operating Voltage Characteristics	11
Standby Current Characteristics	
Operating Current Characteristics	11
A.C. Characteristics	
High Speed Internal Oscillator – HIRC – Frequency Accuracy	
Low Speed Internal Oscillator – LIRC – Frequency Accuracy	
Operating Frequency Characteristic Curves	
System Start Up Time Characteristics	
Input/Output Characteristics	
Memory Characteristics	14
LVR Electrical Characteristics	14
Internal Reference Voltage Characteristics	15
A/D Converter Electrical Characteristics	15
RF Characteristics	15
I <sup>2</sup> C Characteristics	17
Power-on Reset Characteristics	17
System Architecture	18
Clocking and Pipelining	18
Program Counter	19
Stack	
Arithmetic and Logic Unit – ALU	20
Flash Program Memory	20
Structure	
Special Vectors	
Look-up Table	
Table Program Example	
In Circuit Programming – ICP	
On-Chip Debug Support – OCDS	23



Data Memory	24
Structure	24
General Purpose Data Memory	24
Special Purpose Data Memory	24
Special Function Register Description	26
Indirect Addressing Register – IAR0	
Memory Pointer – MP0	26
Accumulator – ACC	27
Program Counter Low Register – PCL	27
Look-up Table Registers – TBLP, TBHP, TBLH	27
Status Register – STATUS	27
Emulated EEPROM Data Memory	28
Emulated EEPROM Data Memory Structure	
Emulated EEPROM Registers	29
Erasing the Emulated EEPROM	32
Writing Data to the Emulated EEPROM	33
Reading Data from the Emulated EEPROM	33
Programming Considerations	33
Oscillators	35
Oscillator Overview	35
System Clock Configurations	35
Internal High Speed RC Oscillator – HIRC	36
Internal 32kHz Oscillator – LIRC	36
Operating Modes and System Clocks	36
System Clocks	
System Operation Modes	37
Control Registers	38
Operating Mode Switching	40
Standby Current Considerations	43
Wake-up	43
Watchdog Timer	44
Watchdog Timer Clock Source	44
Watchdog Timer Control Register	44
Watchdog Timer Operation	45
Reset and Initialisation	46
Reset Functions	46
Reset Initial Conditions	48
Input/Output Ports	50
Pull-high Resistors	
Port A Wake-up	51
I/O Port Control Registers	52
I/O Port Source Current Selection	52
Pin-shared Functions	53

3



I/O Pin Structure	55
Programming Considerations	55
Timer/Event Counter	56
Timer/Event Counter Input Clock Source	56
Timer/Event Counter Registers	56
Timer/Event Counter Operating Modes	58
Programming Considerations	60
Pulse Width Modulator	61
PWM Registers Description	61
PWM Operation	62
Analog to Digital Converter	63
A/D Converter Overview	
A/D Converter Register Description	63
A/D Converter Reference Voltage	66
A/D Converter Input Signals	67
A/D Converter Operation	67
Conversion Rate and Timing Diagram	68
Summary of A/D Conversion Steps	69
Programming Considerations	70
A/D Conversion Function	70
A/D Conversion Programming Examples	70
DE T	70
RF Transmitter	
State Control	
	72
State Control	72 75
State Control	72 75
State Control	72 75 <b>78</b>
State Control	72 <b>78</b> 78
State Control Register Map Interrupts Interrupt Registers Interrupt Operation	72 75 78 78
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt.	7278788081
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt Timer/Event Counter Interrupt	727878808182
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt Timer/Event Counter Interrupt Time Base Interrupt.	
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt	
State Control Register Map.  Interrupts Interrupt Registers. Interrupt Operation External Interrupt. Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function	
State Control Register Map.  Interrupts Interrupt Registers Interrupt Operation External Interrupt. Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations  Application Circuits	
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations  Application Circuits Instruction Set	
State Control Register Map.  Interrupts Interrupt Registers Interrupt Operation External Interrupt. Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations  Application Circuits	
State Control Register Map.  Interrupts Interrupt Registers. Interrupt Operation External Interrupt. Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations.  Application Circuits Instruction Set. Introduction	
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt. Timer/Event Counter Interrupt Time Base Interrupt. A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations.  Application Circuits Instruction Set Introduction Instruction Timing	
State Control Register Map.  Interrupts Interrupt Registers Interrupt Operation External Interrupt Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations  Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data	
State Control Register Map  Interrupts Interrupt Registers Interrupt Operation External Interrupt Timer/Event Counter Interrupt Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations  Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations	
State Control Register Map	
State Control Register Map  Interrupts  Interrupt Registers Interrupt Operation External Interrupt. Timer/Event Counter Interrupt. Time Base Interrupt A/D Converter Interrupt Interrupt Wake-up Function Programming Considerations.  Application Circuits Instruction Set Introduction Instruction Timing Moving and Transferring Data Arithmetic Operations Logical and Rotate Operation Branches and Control Transfer	

# BC66F2133 Sub-1GHz Transmitter A/D Flash MCU



Instruction Set Summary	87
Table Conventions	87
Instruction Definition	89
Package Information	98
16-pin NSOP-EP (150mil) Outline Dimensions	



#### **Features**

#### **CPU Features**

- · Operating voltage
  - $f_{SYS}$ =8MHz: 2.2V~3.6V
- Up to  $0.5\mu s$  instruction cycle with 8MHz system clock at  $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- Oscillator types
  - Internal High Speed RC HIRC
  - Internal Low Speed 32kHz RC LIRC
- · Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 61 powerful instructions
- Up to 4-level subroutine nesting
- · Bit manipulation instruction

#### **Peripheral Features**

- Flash Program Memory: 2K×14
- RAM Data Memory: 64×8
- Emulated EEPROM Memory: 32×14
- · Watchdog Timer function
- Up to 9 bidirectional I/O lines
- Programmable I/O source current for LED applications
- Up to 2 pin-shared external interrupts
- One 8-bit programmable Timer/Event Counter with overflow interrupt and prescaler
- 8-bit PWM complementary outputs shared with I/O lines
- Single Time-Base function for generation of fixed time interrupt signals
- 4 external channel 10-bit resolution A/D converter with internal reference voltage  $V_{VR}$
- · Low voltage reset function
- Package type: 16-pin NSOP-EP

#### **RF** Features

- Frequency bands: 315MHz, 433MHz, 868MHz, 915MHz
- · Supports OOK/FSK modulation
- Supports 2-wire I<sup>2</sup>C interface
- Operating voltage range of 2.2V~3.6V
- Programmable OOK symbol rate up to 25Ksps
- Programmable FSK data rate up to 50Ksps
- $0.3\mu A$  deep sleep mode current with data retention

Rev. 1.00 6 November 20, 2020



- TX current consumption @ 433MHz:
  - 17mA @ 10dBm POUT (FSK)
  - 11mA @ 10dBm POUT (OOK, 50% duty cycle)
- · On-chip VCO and Fractional-N synthesizer with integrated loop filter
- Supports low cost 16MHz crystal

# **General Description**

The device is Flash Memory A/D type 8-bit high performance RISC architecture microcontroller.

For memory features, the Flash Memory offers users the convenience of multi-programming features. Other memory includes an area of RAM Data Memory as well as an area of Emulated EEPROM memory for storage of non-volatile data such as serial numbers, calibration data, etc.

Analog feature includes a multi-channel 10-bit A/D converter. A single extremely flexible Timer/ Event Counter provides timing, event counting and pulse wide capture functions. A Pulse Width Modulator provides an 8-bit PWM output. An internal Watchdog Timer coupled with excellent noise immunity and ESD protection ensures that reliable operation is maintained in hostile electrical environments.

A full choice of internal high and low speed oscillators are provided and the two fully integrated system oscillators require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The RF module is a low cost sub-GHz OOK/FSK transmitter for wireless applications in the 315MHz, 433MHz, 470MHz, 868MHz and 915MHz frequency bands. It is a highly integrated and low cost solution for one-way transmitters. It only needs a crystal, a few external capacitors and a few PA output matching components on PCB to form a complete RF solution.


The RF module consists of a highly integrated fractional-N Synthesizer and a Class-E Power Amplifier (PA). As it adopts a fractional-N synthesizer, the users can potentially design their transmitters to operate at a wider frequency range. A class-E PA can deliver up to +13dBm output power.

The inclusion of flexible I/O programming features and Time-Base funciton along with other features ensure that the device will find excellent use in many wireless control products, such as wireless ceiling fans, wireless doorbells, RF switches, smart home applications, cold chain temperature detection, cold chain management (logistics) and so on.


Rev. 1.00 7 November 20, 2020



# **Block Diagram**



# **Pin Assignment**



- Note: 1. The desired pin-shared functions are determined by the corresponding pin-shared control bits
  - The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the BC66V2133 device which is the OCDS EV chip for the BC66V2133 device.
  - 3. For the unbonded lines, PB5 and PB6, the line status should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Rev. 1.00 8 November 20, 2020



# **Pin Description**

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet.

Pin Name	Function	ОРТ	I/T	O/T	Description		
PA0/PWM/ICPDA/	PA0	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
OCDSDA	PWM	PASR	_	CMOS	PWM signal output		
	ICPDA	_	ST	CMOS	ICP Data/Address pin		
	OCDSDA	_	ST	CMOS	OCDS Data/Address pin, for EV chip only		
PA1/TC	PA1	PAPU PAWU	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
	TC	IFS	ST	_	Timer/Event Counter clock input		
PA2/AN1/ICPCK/	PA2	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-		
OCDSCK	AN1	PASR	AN	_	A/D Converter external analog input		
	ICPCK	_	ST	_	ICP clock pin		
	OCDSCK	_	ST	_	OCDS clock pin, for EV chip only		
DAO/TO/DIA/AAD	PA3	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
PA3/TC/PWMB	TC	PASR IFS	ST	_	Timer/Event Counter clock input		
	PWMB	PASR	_	CMOS	PWM signal inverting output		
	PA4	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
PA4/INT0/AN0	INT0	PASR IFS INTEG INTC0	ST	_	External Interrupt		
	AN0	PASR	AN	_	A/D Converter external analog input		
PA5/VREF	PA5	PAPU PAWU PASR	ST	CMOS	<u> </u>		
	VREF	PASR	AN	_	A/D Converter external reference input		
	PA6	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-up.		
PA6/INT1/AN2	INT1	PASR IFS INTEG INTC1	ST	_	External Interrupt		
	AN2	PASR	AN	_	A/D Converter external analog input		
PA7/AN3	PA7	PAPU PAWU PASR	ST	CMOS	General purpose I/O. Register enabled pull-up and wake-		
	AN3	PASR	AN	_	A/D Converter external analog input		
PB4	PB4	PBPU	ST	CMOS	General purpose I/O. Register enabled pull-up.		
\/DD/A\/DD	VDD	_	PWR	_	Digital positive power supply		
VDD/AVDD	AVDD	_	PWR	_	Analog positive power supply		



# BC66F2133 Sub-1GHz Transmitter A/D Flash MCU

Pin Name	Function	OPT	I/T	O/T	Description
VSS/AVSS	VSS	_	PWR	_	Digital negative power supply, ground
V33/AV33	AVSS	_	PWR	_	Analog negative power supply, ground
VDDRF	VDDRF	_	PWR	_	Analog power supply
DVDDRF	DVDDRF	_	PWR	_	Digital power supply
RFOUT	PA OUT	_	_	AN	RF output signal from Power Amplifier Connect to matching circuit
VSSRF_PA	PA GND	_	PWR	_	RF ground
XOIN	Crystal	_	AN	_	External Crystal oscillator input
GND	GND	_	PWR	_	Ground
EP	VSS	_	PWR	_	Exposed pad, must be connected to ground

Legend: I/T: Input type;

OPT: Optional by register option; ST: Schmitt Trigger input;

AN: Analog signal.

O/T: Output type; PWR: Power;

CMOS: CMOS output;

#### **Internally Connected Pin**

There is an interconnection between the MCU, PB5 and PB6 line, and the RF receiver PCLK/DIN line, both of which are not bonded to the external package. Users should properly configure the PB5 and PB6 relevant I/O control to implement correct interconnection.

MCU Pin Name	Type	RF Receiver Pin Name	Function	Туре	Description
PB5	DO	PCLK/SCL	PCLK	DI	RF Clock input
PBO	ЪО	PCLN/SCL	SCL	DI	RF I <sup>2</sup> C clock input line in configuration mode
DDC	DO/DI	DINICDA	DIN	DI	RF transmitter data input
PB6	וט/טט	DIN/SDA	SDA	DO/DI	RF I <sup>2</sup> C data input line in configuration mode

Legend: DO: Digital output;

DI: Digital Input.

# **Absolute Maximum Ratings**

Supply Voltage	V <sub>SS</sub> -0.3V to 3.6V
Input Voltage	$V_{\text{SS}}$ -0.3V to $V_{\text{DD}}$ +0.3V
Storage Temperature	-50°C to 150°C
Operating Temperature	-40°C to 85°C
I <sub>OH</sub> Total	80mA
I <sub>OL</sub> Total	80mA
Total Power Dissipation	500mW
ESD HBM	>±2KV

The device is ESD sensitive. HBM (Human Body Mode) is based on MIL-STD-883.

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the device. Functional operation of the device at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.00 10 November 20, 2020



## D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

#### **Operating Voltage Characteristics**

Ta=-40°C~85°C

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
.,	Operating Voltage – HIRC	f <sub>SYS</sub> =f <sub>HIRC</sub> =8MHz	2.2	_	3.6	V
V <sub>DD</sub>	Operating Voltage – LIRC	f <sub>SYS</sub> =f <sub>LIRC</sub> =32kHz	2.2	_	3.6	V

#### **Standby Current Characteristics**

Ta=25°C, unless otherwise specified

Symbol	Standby Mode		Test Conditions	Min.	T	Max.	Max.	Unit
		<b>V</b> <sub>DD</sub>	Conditions	wiin.	Тур.		@85°C	Unit
		2.2V	WDT off	_	0.08	0.11	1.30	
	SLEEP Mode	3V	VVDTOII	_	0.08	0.12	1.40	μA
		2.2V	WDT on	_	1.2	2.4	2.9	
		3V		_	1.5	3.0	3.6	μA
I <sub>STB</sub>	IDLE0 Mode – LIRC	2.2V	f <sub>SUB</sub> on	_	1.0	1.5	2.0	
		3V		_	2.5	4.0	6.0	μA
	IDLE1 Made LUDC	2.2V	f <sub>SUB</sub> on, f <sub>SYS</sub> =8MHz	_	0.6	1.2	1.6	m Λ
	IDLE1 Mode – HIRC	3V		_	0.8	1.6	2.0	mA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

## **Operating Current Characteristics**

Ta=25°C, unless otherwise specified

Symbol	Operating Mode		Test Conditions	Min.	Тур.	Max.	Max. @85°C	Unit
		<b>V</b> <sub>DD</sub>	Conditions					
SLOW Mode – LIRC  FAST Mode – HIRC	SLOW Mode, LIPC	2.2V	- f <sub>SYS</sub> =32kHz	_	8	16	16	μA
	SLOW Mode - LIKC	3V		_	10	20	20	μΑ
	FAST Mode – HIRC	2.2V	-f <sub>sys</sub> =8MHz	_	0.6	1.0	1.0	mA
		3V			0.8	1.2	1.2	IIIA

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.00 11 November 20, 2020



# A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature, etc., can all exert an influence on the measured values.

#### High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V.

Symbol	Parameter		Test Conditions	Min.	Тур.	Max.	11
		V <sub>DD</sub>	Temp.	WIII.			Unit
	2) //E) /	25°C	-1%	8	+1%		
		3V/5V	-40°C~85°C	-2%	8	+2%	
,	8MHz Writer Trimmed HIRC	0.01/.001/	25°C	-2.5%	8	+2.5%	
f <sub>HIRC</sub>	Frequency	2.2V~3.6V	-40°C~85°C	-3%	8	+3%	MHz
		0.01/.001/	25°C	-5%	8	+3%	
		2.2V~3.6V	-40°C~85°C	-10%	8	+5%	


Note: 1. The 3V values for  $V_{DD}$  are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V trim voltage row is provided to show the values for the full  $V_{DD}$  range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 2.2V to 3.6V.

# Low Speed Internal Oscillator - LIRC - Frequency Accuracy

Symbol	Parameter	Test	Min.	Тур.	Max.	Unit	
		<b>V</b> <sub>DD</sub>	Temperature	iviin.	Typ.	wax.	Oilit
	LIRC Frequency (Writer Trim)	3V	25°C	-1%	32	+1%	
f <sub>LIRC</sub>	LIRC Frequency	2.2V~3.6V (trim @ 3V)	-10°C~50°C	-4%	32	+4%	kHz
		2.2V~3.6V (trim @ 3V)	-40°C~85°C	-6%	32	+6%	
t <sub>START</sub>	LIRC Start up Time	_	-40°C~85°C	_	_	100	μs

#### **Operating Frequency Characteristic Curves**



Rev. 1.00 12 November 20, 2020



### **System Start Up Time Characteristics**

Ta=-40°C~85°C

Symbol	Parameter		Test Conditions	Min.	Tun	Max.	Unit
Symbol	Farameter	$V_{DD}$	Conditions	IVIIII.	Тур.	IVIAX.	Ullit
	System Start-up Time	_	$f_{SYS}=f_H\sim f_H/64$ , $f_H=f_{HIRC}$	_	16	_	t <sub>HIRC</sub>
	Wake-up from Condition where f <sub>SYS</sub> is off	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	_	t <sub>LIRC</sub>
	System Start-up Time	_	$f_{SYS}=f_H\sim f_H/64$ , $f_H=f_{HIRC}$	_	2	3	t <sub>H</sub>
t <sub>sst</sub>	Wake-up from Condition where f <sub>SYS</sub> is on	_	f <sub>SYS</sub> =f <sub>SUB</sub> =f <sub>LIRC</sub>	_	2	3	t <sub>SUB</sub>
	System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode	_	f <sub>HIRC</sub> switches from off to on	14	16	18	t <sub>HIRC</sub>
	System Reset Delay Time Reset Source from Power-on Reset or LVR Hardware Reset	_	RR <sub>POR</sub> =5V/ms	42	48	F.4	
t <sub>RSTD</sub>	System Reset Delay Time Reset Source from WDTC/LVRC Software Reset	_	_	42	48	54	ms
	System Reset Delay Time Reset Source from WDT Overflow	_	_	14	16	18	ms
tsreset	Minimum Software Reset Width to Reset	_	_	45	90	120	μs

- Note: 1. For the System Start-up time values, whether  $f_{SYS}$  is on or off depends upon the mode type and the chosen  $f_{SYS}$  system oscillator. Details are provided in the System Operating Modes section.
  - 2. The time units, shown by the symbols,  $t_{HIRC}$ , etc., are the inverse of the corresponding frequency values as provided in the frequency tables. For example  $t_{HIRC}$ =1/ $f_{HIRC}$ ,  $t_{LIRC}$ =1/ $f_{LIRC}$ , etc.
  - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t<sub>START</sub>, as provided in the LIRC frequency table, must be added to the t<sub>SST</sub> time in the table above.
  - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

# **Input/Output Characteristics**

Ta=-40°C~85°C

Cumb al	Devemeter		Test Conditions	Min.	Tien	May	Hait
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	Unit
VIL	Input Low Voltage for I/O Ports	_	_	0.0	_	0.2V <sub>DD</sub>	
VIH	Input High Voltage for I/O Ports	_	_   _		_	V <sub>DD</sub>	V
I <sub>OL</sub>	Sink Current for I/O Ports	3V	V <sub>OL</sub> =0.1V <sub>DD</sub>	16	32	_	mA
	Source Current for I/O Ports	3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1,m]=00B (n=0 or 1, m=0, 2, 4 or 6)	-0.7	-1.5	_	
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1,m]=01B (n=0 or 1, m=0, 2, 4 or 6)	-1.3	-2.5	_	
Пон		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> , SLEDCn[m+1,m]=10B (n=0 or 1, m=0, 2, 4 or 6)	-1.8	-3.6	_	mA
		3V	V <sub>OH</sub> =0.9V <sub>DD</sub> ,	-4	-8	_	
		5V	SLEDCn[m+1,m]=11B (n=0 or 1, m=0, 2, 4 or 6)	-8	-16	_	
Б	3		LVPU=0, PxPU=FFH (Px: PA, PB)	20	60	100	kO.
R <sub>PH</sub>	Pull-high Resistance for I/O Ports (Note)	3V	LVPU=1, PxPU=FFH (Px: PA, PB)	6.67	15.00	23.00	kΩ

Rev. 1.00 13 November 20, 2020



Symbol	Parameter	Test Conditions		Min.	Тур.	Max.	Unit
	raiametei		Conditions	IVIII.	тур.	IVIAX.	Unit
I <sub>LEAK</sub>	Input Leakage Current for I/O Ports	5V	V <sub>IN</sub> =V <sub>DD</sub> (for I/O pins without R <sub>PL</sub> ) or V <sub>IN</sub> =V <sub>SS</sub>	_	_	±1	μA
t <sub>TC</sub>	TC Clock Input Minimum Pulse Width	_	_	25	_	_	ns
t <sub>INT</sub>	Interrupt Input Pin Minimum Pulse Width	_	_	0.3	_	_	μs

Note: The R<sub>PH</sub> internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R<sub>PH</sub> value.

# **Memory Characteristics**

Ta=-40°C~85°C, unless otherwise specified

Comple of	Parameter		Test Conditions	Min.	Tres	Max	Unit
Symbol	Parameter	V <sub>DD</sub>	Conditions	wiin.	Тур.	Max.	Oilit
Flash Pr	ogram / Emulated EEPROM Memory						
VDD	Operating Voltage for Read – Emulated EEPROM Memory		_	2.2	_	3.6	V
<b>V</b> DD	Operating Voltage for Erase/Write – Emulated EEPROM Memory	_	Ta=25°C	2.2	_	3.6	V
	Erase / Write Time – Flash Program Memory	_	Ta=25°C	_	2	3	ms
	Erase / Write Cycle Time – Emulated	_	EWRTS[1:0]=00B, Ta=25°C	_	2	3	
t <sub>DEW</sub>		_	EWRTS[1:0]=01B, Ta=25°C	_	4	6	m. c
	EEPROM Memory	_	EWRTS[1:0]=10B, Ta=25°C	_	8	12	ms
		_	EWRTS[1:0]=11B, Ta=25°C	_	16	24	
E <sub>P</sub>	Cell Endurance	_	_	10K	_	_	E/W
t <sub>RETD</sub>	ROM Data Retention Time	_	Ta=25°C	_	40	_	Year
RAM Da	ta Memory						
V <sub>DD</sub>	Operating Voltage for Read/Write	_	_	$V_{\text{DDmin}}$	_	$V_{\text{DDmax}}$	V
V <sub>DR</sub>	RAM Data Retention Voltage	Device in SLEEP Mode		1.0	_	_	V

Note: The Emulated EEPROM erase/write operation can only be executed when the  $f_{SYS}$  clock frequency is equal to or greater than 2MHz.

### **LVR Electrical Characteristics**

Ta=-40°C~85°C

Symbol Parameter		Test Conditions			Тур.	Max.	Unit
Syllibol	T drameter		Conditions	Min.	iyp.	IVIAX.	Onit
V <sub>LVR</sub>	Low Voltage Reset Voltage	_	LVR enable, voltage select 1.7V	-5%	1.7	+5%	V
I <sub>LVRBG</sub>	Operating Current	3V	LVR enable, V <sub>LVR</sub> =1.7V	_	_	15	μΑ
I <sub>LVR</sub>	Additional Current for LVR Enable	3V	_	_	_	25	μΑ
t <sub>LVR</sub>	Minimum Low Voltage Width to Reset	_	_	120	240	480	μs

Rev. 1.00 14 November 20, 2020



# **Internal Reference Voltage Characteristics**

Ta=25°C

Cumbal	Parameter		Test Conditions		Time	Max	l lmi4
Symbol			Conditions	Min. T	ıyρ.	Max.	Ullit
I <sub>BG</sub>	Additional Current for Bandgap Reference Enable	_	VBGEN=1, LVR disable	_	_	2	μA
t <sub>BGS</sub>	V <sub>BG</sub> Turn-on Stable Time	_	No load	_	_	50	μs

Note: The  $V_{\text{BG}}$  voltage is used as the A/D converter internal OPA input.

### A/D Converter Electrical Characteristics

Ta=-40°C~85°C

Courada a l	Downworks		Test Conditions	Min	T	N4	Unit
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>DD</sub>	Operating Voltage	_	_	2.2	_	3.6	V
V <sub>ADI</sub>	Input Voltage	_	_	0	_	V <sub>REF</sub>	V
V <sub>REF</sub>	Reference Voltage	_	_	1.6	_	V <sub>DD</sub>	V
N <sub>R</sub>	Resolution	_	_	_	_	10	Bit
DNL	Differential Non-linearity	_	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5µs	-1.5	_	+1.5	LSB
INL	Integral Non-linearity	_	V <sub>REF</sub> =V <sub>DD</sub> , t <sub>ADCK</sub> =0.5μs	-2	_	+2	LSB
	Additional Current for A/D Converter	2.2V	No lood 4 -0 Fue	_	300	420	
I <sub>ADC</sub>	Enable	3V	No load, t <sub>ADCK</sub> =0.5µs	_	340	500	μA
t <sub>ADCK</sub>	Clock Period	_	_	0.5	_	10.0	μs
t <sub>ON2ST</sub>	A/D Converter On-to-Start Time	_	_	4	_	_	μs
t <sub>ADS</sub>	Sampling Time	_	_	_	4	_	tadck
t <sub>ADC</sub>	Conversion Time (Including A/D Sampling and Hold Time)	_	_	_	14	_	t <sub>ADCK</sub>
I <sub>PGA</sub>	Additional Current for OPA Enable	3V	No load	_	390	550	μA
V <sub>OR</sub>	OPA Maximum Output Voltage Range	3V	_	V <sub>SS</sub> +0.1	_	V <sub>DD</sub> -0.1	V
V <sub>VR</sub>	Fix Voltage Output of OPA	2.2V~ 3.6V	_	-5%	1.6	+5%	V

# **RF Characteristics**

 $\label{eq:table_power} Ta=25^{\circ}\text{C}, \ V_{\text{DD}}=3.3\text{V}, \ f_{\text{XTAL}}=16\text{MHz}, \ OOK/FSK \ modulation \ with \ Matching \ circuit,} \\ PAOUT \ is \ powered \ by \ V_{\text{DD}}=3.3\text{V}, \ unless \ otherwise \ noted.}$ 

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
T <sub>OP</sub>	Operating Temperature	_	-40	_	85	°C
$V_{\text{DD}}$	Supply Voltage	_	2.2	3.3	3.6	V
Digital I/	Os					
V <sub>IH</sub>	High Level Input Voltage	_	0.7×V <sub>DD</sub>	_	V <sub>DD</sub>	V
V <sub>IL</sub>	Low Level Input Voltage	_	0	_	0.3×V <sub>DD</sub>	V
Vон	High Level Output Voltage	I <sub>он</sub> =-5mA	0.8×V <sub>DD</sub>	_	V <sub>DD</sub>	V
V <sub>OL</sub>	Low Level Output Voltage	I <sub>OL</sub> =5mA	0	_	0.2×V <sub>DD</sub>	V
Current	Consumption					
I <sub>Sleep</sub>	Deep Sleep Mode Current Consumption	_	_	0.4	1.0	μA
I <sub>Standby</sub>	Idle Mode Current Consumption	XTAL on, PA off, Synthesizer on	_	6.5	_	mA

Rev. 1.00 15 November 20, 2020



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
	111.1.5.4.0	P <sub>RF</sub> =0dBm	_	11	_	
	High Data Current Consumption  @ 315MHz (Data=1)	P <sub>RF</sub> =10dBm	_	19	_	mA
	( Data - 1)	P <sub>RF</sub> =13dBm	_	24	_	
		P <sub>RF</sub> =0dBm	_	11	_	
	High Data Current Consumption @ 433MHz (Data=1)	P <sub>RF</sub> =10dBm	_	17	_	mA
	(W 433IVII IZ (Data-1)	P <sub>RF</sub> =13dBm	_	24	_	
I <sub>TX</sub>		P <sub>RF</sub> =0dBm	_	11	_	
	High Data Current Consumption @ 868MHz (Data=1)	P <sub>RF</sub> =10dBm	_	19	_	mA
	(Bata-1)	P <sub>RF</sub> =13dBm	_	24	_	
		P <sub>RF</sub> =0dBm	_	12	_	
	High Data Current Consumption @ 915MHz (Data=1)	P <sub>RF</sub> =10dBm	_	20	_	mA
	(Bata-1)	P <sub>RF</sub> =13dBm	_	25	_	
Transmi	tter Characteristics					'
		315MHz band	_	315	_	
£	DE Emman David	433MHz band	_	433.92	_	] 
$f_{RF}$	RF Frequency Band	868MHz band	_	868.35	_	MHz
		915MHz band	_	915	_	
SR	Symbol Rate	OOK modulation	0.5	_	25	ksps
DR	Data Rate	FSK modulation	0.5		50	libna
DK	Data Rate	(@f <sub>DEV</sub> =12.5kHz)	0.5		50	kbps
$P_{RF}$	RF Transmit Output Power	433MHz band	0	_	13	dBm
I KF	Transmit Output I ower	868MHz band	0	_	13	ubili
t <sub>ST</sub>	RF Transmit Settling Time	Standby mode to Transmit mode	_	370	_	μs
ERook	OOK Extinction Ratio	OOK modulation depth	_	70	_	dB
f <sub>DEV</sub>	Frequency Deviation	FSK modulation @ f <sub>XTAL</sub> =16MHz	2	_	100	kHz
	Output Blanking	From Deep Sleep to Transmit mode	_	_	1	Ms
	One Shot Delay Time	OOK/FSK	4	_	32	ms
	-	f < 1GHz	_	_	-36	
		47MHz < f < 74MHz				
		87.5MHz < f < 118MHz				
S.E. <sub>TX</sub>	TX Spurious Emission (P <sub>RF</sub> =10dBm)	174MHz < f < 230MHz	<u> </u>	_	-54	dBm
		470MHz < f < 862MHz				
		2 <sup>nd</sup> , 3 <sup>rd</sup> Harmonic	_	_	-30	1
LO Char	racteristics					
		315MHz band	290	_	335	
$f_{LO}$	RF Frequency Coverage Range	433MHz band	415	_	490	MHz
		868MHz band	830	_	960	
f <sub>STEP</sub>	LO Frequency Resolution	_	_	_	1	kHz
		@ 100kHz offset	<u> </u>	-76		
	433MHz Phase Noise	@ 1MHz offset	<u> </u>	-104	_	dBc/
$PN_{LO}$		@ 100kHz offset	<u> </u>	-70		Hz
	868MHz Phase Noise	@ 1MHz offset		-100	_	1
Crystal	│ Oscillator	- IIII IZ 011001	1	.00		
f <sub>XTAL</sub>	XTAL Frequency	_	I _	16	_	MHz
ESR	XTAL Equivalent Series Resistance			10	100	Ω
	·	_	12	16	20	pF
CLOAD	XTAL Capacitor Load	_	12	16	20	Pr

Rev. 1.00 16 November 20, 2020



Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
TOL (Note)	XTAL Tolerance	_	-20	_	+20	ppm
tsu	XTAL Startup Time	49US XO			1	ms

Note: 1. This is the total tolerance including (1) Initial tolerance (2) Crystal loading (3) Aging and (4) Temperature dependence.

2. The acceptable crystal tolerance depends on RF frequency and channel spacing/band width.

# I<sup>2</sup>C Characteristics


Ta=-40°C~85°C, unless otherwise specified

Symbol	Parameter	Test Conditions	Min.	Тур.	Max.	Unit
I <sup>2</sup> C Chara	cteristics	'				
f <sub>SCL</sub>	Serial Clock Frequency	_	_	_	1	MHz
t <sub>BUF</sub>	Bus Free Time between Stop and Start Condition	SCL=1MHz	250	_	_	ns
t <sub>LOW</sub>	SCL Low Time	SCL=1MHz	500	_	_	ns
t <sub>HIGH</sub>	SCL High Time	SCL=1MHz	500	_	_	ns
t <sub>su(DAT)</sub>	Data Setup Time	SCL=1MHz	100	_	_	ns
t <sub>su(STA)</sub>	Start Condition Setup Time	SCL=1MHz	250	_	_	ns
t <sub>su(STO)</sub>	Stop Condition Setup Time	SCL=1MHz	250	_	_	ns
t <sub>h(DAT)</sub>	Data Hold Time	SCL=1MHz	100	_	_	ns
t <sub>h(STA)</sub>	Start Condition Hold Time	SCL=1MHz	250	_	_	ns
t <sub>r(SCL)</sub>	Rise Time of SCL Signal	SCL=1MHz	_	_	100	ns
t <sub>f(SCL)</sub>	Fall Time of SCL Signal	SCL=1MHz	_	_	100	ns
t <sub>r(SDA)</sub>	Rise Time of SDA Signal	SCL=1MHz			100	ns
t <sub>f(SDA)</sub>	Fall Time of SDA Signal	SCL=1MHz	_	_	100	ns

# **Power-on Reset Characteristics**

Ta=-40°C~85°C

Cumb al	Boromotor		Test Conditions	Min	T	Mari	11!4
Symbol	Parameter	<b>V</b> <sub>DD</sub>	Conditions	Min.	Тур.	Max.	Unit
V <sub>POR</sub>	V <sub>DD</sub> Start Voltage to Ensure Power-on Reset	_	_	_	_	100	mV
RRPOR	V <sub>DD</sub> Rising Rate to Ensure Power-on Reset	_	_	0.035	_	_	V/ms
t <sub>POR</sub>	Minimum Time for V <sub>DD</sub> Stays at V <sub>POR</sub> to Ensure Power-on Reset	_	_	1	_	_	ms



Rev. 1.00 17 November 20, 2020




# **System Architecture**

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The device takes advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the device suitable for low-cost, high-volume production for controller applications.

#### **Clocking and Pipelining**

The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.


For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining

Rev. 1.00 18 November 20, 2020





Instruction Fetching

#### **Program Counter**

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

Program Counter					
Program Counter High Byte	PCL Register				
PC10~PC8	PCL7~PCL0				

**Program Counter** 

The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.

#### Stack


This is a special part of the memory which is used to save the contents of the Program Counter only. The stack, organized into multiple levels, is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

Rev. 1.00 19 November 20, 2020



If the stack is overflow, the first Program Counter save in the stack will be lost.



#### Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:


- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- · Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

# **Flash Program Memory**

The Program Memory is the location where the user code or program is stored. For the device the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash device offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

#### Structure

The Program Memory has a capacity of  $2K \times 14$  bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be set in any location within the Program Memory, is addressed by a separate table pointer register.



**Program Memory Structure** 

Rev. 1.00 20 November 20, 2020



#### **Special Vectors**


Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

#### Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

The accompanying diagram illustrates the addressing data flow of the look-up table.



#### **Table Program Example**

The following example shows how the table pointer and table data is defined and retrieved from the microcontrollers. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "700" which refers to the start address of the last page within the 2K Program Memory of the microcontroller. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "706H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Rev. 1.00 21 November 20, 2020



#### **Table Read Program Example**

```
tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
mov a,06h
               ; initialise low table pointer - note that this address is referenced
mov tblp,a
             ; to the last page or the page that thhp pointed
               ; initialise high table pointer
mov a,07h
mov tbhp, a
tabrd tempreg1 ; transfers value in table referenced by table pointer,
               ; data at program memory address "706H" transferred to tempreg1 and TBLH
              ; reduce value of table pointer by one
dec tblp
tabrd tempreg2 ; transfers value in table referenced by table pointer,
               ; data at program memory address "705 \text{H}^{\prime\prime} transferred to tempreg2 and TBLH
                ; in this example the data "1AH" is transferred to tempreg1 and data "0FH"
               ; to register tempreg2
                ; the value "OOH" will be transferred to the high byte register TBLH
               ; sets initial address of program memory
org 700h
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```

#### In Circuit Programming - ICP

The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontrollers in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the device.


Holtek Writer Pins	MCU Programming Pins	Pin Description
ICPDA	PA0	Programming Serial Data/Address
ICPCK	PA2	Programming Clock
VDD	VDD	Power Supply
VSS	VSS	Ground

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the incircuit programming of the device is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.

Rev. 1.00 22 November 20, 2020





Note: \* may be resistor or capacitor. The resistance of \* must be greater than  $1k\Omega$  or the capacitance of \* must be less than 1nF.

#### On-Chip Debug Support - OCDS

There is an EV chip named BC66V2133 which is used to emulate the BC66F2133 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip. However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

Holtek e-Link Pins	EV Chip Pins	Pin Description
OCDSDA	OCDSDA	On-Chip Debug Support Data/Address input/output
OCDSCK	OCDSCK	On-Chip Debug Support Clock input
VDD	VDD	Power Supply
VSS	VSS	Ground

Rev. 1.00 23 November 20, 2020




# **Data Memory**

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

#### Structure

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the device. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The start address of the Data Memory for the device is 00H. The address range of the Special Purpose Data Memory for the device is from 00H to 3FH while the address range of the General Purpose Data Memory is from 40H to 7FH.



**Data Memory Structure** 

#### **General Purpose Data Memory**

All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

#### **Special Purpose Data Memory**

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".

Rev. 1.00 24 November 20, 2020



	Bank 0
00H	IAR0
01H	MP0
02H	
03H	
04H	
05H	ACC
06H	PCL
07H 08H	TBLP TBLH
09H	TBHP
0AH	STATUS
0BH	617(100
OCH	INTEG
DDH	WDTC
0EH	TBC
0FH	RSTFC
10H	PASR
11H	SCC
12H	HIRCC
13H	IFS
14H	PA
15H 16H	PAC
10H	PAPU PAWU
17 FI	PB
19H	PBC
1AH	PBPU
1BH	ECR
1CH	EAR
1DH	ED0L
1EH	ED0H
1FH	TMRC
20H	TMR
21H	
22H	INITOO
23H	INTC0 INTC1
24H 25H	SADOL
26H	SADOH
27H	SADC0
28H	SADC1
29H	PSCR
2AH	
2BH	**********
2CH	
2DH	ED1L
2EH	ED1H
2FH	ED2L
30H 31H	ED2H
31H	ED3L ED3H
33H	LVRC
34H	VBGC
35H	PWMC
36H	PWMP
37H	PWMD
38H	SLEDC0
39H	SLEDC1
3AH	LVPUC
3BH	
3FH	
	: Unused, read as 00H

: Unused, read as 00H

: Reserved, cannot be changed

**Special Purpose Data Memory** 



# **Special Function Register Description**

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

#### Indirect Addressing Register - IAR0

The Indirect Addressing Register, IAR0, although having its location in normal RAM register space, does not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses this Indirect Addressing Register and Memory Pointer, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 register will result in no actual read or write operation to this register but rather to the memory location specified by the corresponding Memory Pointer, MP0. Acting as a pair, IAR0 and MP0 can together access data from Bank 0. As the Indirect Addressing Register is not physically implemented, reading the Indirect Addressing Register will return a result of "00H" and writing to the register will result in no operation.

#### **Memory Pointer - MP0**

One Memory Pointer, known as MP0 is provided. This Memory Pointer is physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the Indirect Addressing Register is carried out, the actual address that the microcontroller is directed to is the address specified by the Memory Pointer. MP0, together with the Indirect Addressing Register, IAR0, are used to access data from Bank 0.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

#### **Indirect Addressing Program Example**

```
data .section 'data'
adres1 db?
adres2 db?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                                 ; set size of block
    mov block, a
     mov a, offset adres1
                                 ; Accumulator loaded with first RAM address
                                 ; set memory pointer with first RAM address
     mov MPO, a
loop:
     clr IAR0
                                 ; clear the data at address defined by MPO
     inc MP0
                                 ; increase memory pointer
     sdz block
                                 ; check if last memory location has been cleared
     jmp loop
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.

Rev. 1.00 26 November 20, 2020



#### **Accumulator - ACC**

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

#### Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

#### Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be set before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

#### Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from
  the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.
- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.

Rev. 1.00 27 November 20, 2020

• TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

#### STATUS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	TO	PDF	OV	Z	AC	С
R/W	_	_	R	R	R/W	R/W	R/W	R/W
POR	_	_	0	0	Х	х	х	х

"x". unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 **TO**: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 **Z**: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.

# **Emulated EEPROM Data Memory**

These device contains an Emulated EEPROM Data Memory, which is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of the Emulated EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller.

#### **Emulated EEPROM Data Memory Structure**

The Emulated EEPROM Data Memory capacity is  $32 \times 14$  bits for the device. The Emulated EEPROM Erase operation is carried out in a page format while the Write and Read operations are carried out in a word format. The page size is assigned with a capacity of 16 words. Note that the Erase operation should be executed before the Write operation is executed.

Rev. 1.00 28 November 20, 2020



Operations	Format
Erase	16 words/page
Write	4 words/time
Read	1 word/time
Note: Page size=16 words.	

#### **Emulated EEPROM Erase/Write/Read Format**

Erase Page	EAR4	EAR [3:0]		
0	0	XXXX		
1	1	XXXX		

"x": don't care

#### **Erase Page Number and Selection**

Write Unit	EAR[4:2]	EAR [1:0]
0	000	XX
1	001	XX
2	010	XX
3	011	XX
4	100	XX
5	101	XX
6	110	XX
7	111	XX

"x": don't care

Write Unit Number and Selection

# **Emulated EEPROM Registers**

Several registers control the overall operation of the Emulated EEPROM Data Memory. These are the address register, EAR, the data registers, EDL/EDH or ED0L/ED0H  $\sim$  ED3L/ED3H, and a single control register, ECR.

Register	Bit							
Name	7	6	5	4	3	2	1	0
EAR	_	_	_	EAR4	EAR3	EAR2	EAR1	EAR0
ED0L	D7	D6	D5	D4	D3	D2	D1	D0
ED0H	_	_	D13	D12	D11	D10	D9	D8
ED1L	D7	D6	D5	D4	D3	D2	D1	D0
ED1H	_	_	D13	D12	D11	D10	D9	D8
ED2L	D7	D6	D5	D4	D3	D2	D1	D0
ED2H	_	_	D13	D12	D11	D10	D9	D8
ED3L	D7	D6	D5	D4	D3	D2	D1	D0
ED3H	_	_	D13	D12	D11	D10	D9	D8
ECR	EWRTS1	EWRTS0	EEREN	EER	EWREN	EWR	ERDEN	ERD

**Emulated EEPROM Register List** 

Rev. 1.00 29 November 20, 2020



#### • EAR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	EAR4	EAR3	EAR2	EAR1	EAR0
R/W	_	_	_	R/W	R/W	R/W	R/W	R/W
POR	_	_	_	0	0	0	0	0

Bit 7~5 Unimplemented, read as "0"

Bit  $4\sim0$  **EAR4~EAR0**: Emulated EEPROM address bit  $4\sim$  bit 0

### • ED0L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The first Emulated EEPROM data bit  $7 \sim \text{bit } 0$ 

#### • ED0H Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	D13	D12	D11	D10	D9	D8
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit  $5\sim0$  **D13\simD8**: The first Emulated EEPROM data bit  $13\sim$  bit 8

#### • ED1L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7\sim 0$  **D7\simD0**: The second Emulated EEPROM data bit  $7\sim$  bit 0

### • ED1H Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	D13	D12	D11	D10	D9	D8
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit  $5\sim0$  **D13\simD8**: The second Emulated EEPROM data bit  $13\sim$  bit 8

### • ED2L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The third Emulated EEPROM data bit  $7 \sim \text{bit } 0$ 

Rev. 1.00 30 November 20, 2020



#### • ED2H Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	D13	D12	D11	D10	D9	D8
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D13~D8**: The third Emulated EEPROM data bit 13 ~ bit 8

#### • ED3L Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit  $7 \sim 0$  **D7~D0**: The fourth Emulated EEPROM data bit  $7 \sim \text{bit } 0$ 

#### ED3H Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	D13	D12	D11	D10	D9	D8
R/W	_	_	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	_	0	0	0	0	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D13~D8**: The fourth Emulated EEPROM data bit 13 ~ bit 8

#### • ECR Register

Bit	7	6	5	4	3	2	1	0
Name	EWRTS1	EWRTS0	EEREN	EER	EWREN	EWR	ERDEN	ERD
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **EWRTS1~EWRTS0**: Emulated EEPROM Erase/Write time selection

00: 2ms 01: 4ms 10: 8ms 11: 16ms

Bit 5 **EEREN**: Emulated EEPROM Erase enable

0: Disable 1: Enable

This bit is used to enable the Emulated EEPROM erase function and must be set high before erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM erase operations.

Bit 4 **EER**: Emulated EEPROM Erase control

0: Erase cycle has finished1: Activate an erase cycle

When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Setting this bit high will have no effect if the EEREN has not first been set high.

Bit 3 **EWREN**: Emulated EEPROM Write enable

0: Disable 1: Enable



This bit is used to enable the Emulated EEPROM write function and must be set high before write operations are carried out. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM write operations.

Bit 2 **EWR**: Emulated EEPROM Write control

0: Write cycle has finished

1: Activate a write cycle

When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Setting this bit high will have no effect if the EWREN has not first been set high.

Bit 1 **ERDEN**: Emulated EEPROM Read enable

0: Disable 1: Enable

This bit is used to enable the Emulated EEPROM read function and must be set high before read operations are carried out. Clearing this bit to zero will inhibit the Emulated EEPROM read operations.

Bit 0 ERD: Emulated EEPROM Read control

0: Read cycle has finished

1: Activate a read cycle

When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the ERDEN has not first been set high.

- Note: 1. The EEREN, EER, EWREN, EWR, ERDEN and ERD cannot be set to "1" at the same time in one instruction.
  - Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
  - 3. Ensure that the f<sub>SYS</sub> clock frequency is equal to or greater than 2MHz and the f<sub>SUB</sub> clock is stable before executing the erase or write operation.
  - Ensure that the read, write or erase operation is totally complete before executing other operations.

#### **Erasing the Emulated EEPROM**

For Emulated EEPROM erase operation the desired erase page address should first be placed in the EAR register. The number of the page erase operation is 16 words per page, therefore, the available page erase address is only specified by the EAR4 bit in the EAR register and the content of EAR3~EAR0 in the EAR register is not used to specify the page address. To erase the Emulated EEPROM page, the EEREN bit in the ECR register must first be set high to enable the erase function. After this the EER bit in the ECR register must be immediately set high to initiate an erase cycle. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt bit EMI should also first be cleared before implementing any erase operations, and then set high again after the a valid erase activation procedure has completed. Note that the CPU will be stopped when an erase operation is successfully activated. When the erase cycle terminates, the CPU will resume executing the application program. And the EER bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been erased. The Emulated EEPROM erased page content will all be zero after an erase operation.

Rev. 1.00 32 November 20, 2020



#### Writing Data to the Emulated EEPROM

For Emulated EEPROM write operation, the data should first be placed in the EDH/EDL or ED0L/ED0H ~ ED3L/ED3H registers, and the desired write address in the EAR register. For the device, the number of the write operation is 4 words each time, therefore, the available write unit address is only specified by the EAR4~EAR2 bits in the EAR register and the content of EAR1~EAR0 in the EAR register is not used to specify the unit address.

To write data to the Emulated EEPROM, the EWREN bit in the ECR register must first be set high to enable the write function. After this the EWR bit in the ECR register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that the CPU will be stopped when a write operation is successfully activated. When the write cycle terminates, the CPU will resume executing the application program. And the EWR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the Emulated EEPROM.

#### Reading Data from the Emulated EEPROM

For Emulated EEPROM read operation the desired read address should first be placed in the EAR register. To read data from the Emulated EEPROM, the ERDEN bit in the ECR register must first be set high to enable the read function. After this a read cycle will be initiated if the ERD bit in the ECR register is now set high. Note that the CPU will be stopped when the read operation is successfully activated. When the read cycle terminates, the CPU will resume executing the application program. And the ERD bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been read from the Emulated EEPROM. Then the data can be read from the EDH/EDL or ED0H/ED0L data register pair by application program. The data will remain in the data register pair until another read, write or erase operation is executed.

#### **Programming Considerations**

Care must be taken that data is not inadvertently written to the Emulated EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing or erasing data the EWR or EER bit must be set high immediately after the EWREN or EEREN bit has been set high, to ensure the write or erase cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until Emulated EEPROM read, write or erase operation is totally complete. Otherwise, Emulated EEPROM read, write or erase operation will fail.

Rev. 1.00 33 November 20, 2020



#### **Programming Examples**

#### Erase a Data Page of the Emulated EEPROM - polling method

```
MOV A, EEPROM ADRES ; user-defined page
MOV EAR, A
                      ; Erase time=2ms (40H for 4ms, 80H for 8ms, C0H for 16ms)
MOV A, OOH
MOV ECR, A
CLR EMI
SET EEREN
                       ; set EEREN bit, enable erase operation
                       ; start Erase Cycle - set EER bit - executed immediately after
SET EER
                       ; setting EEREN bit
SET EMI
BACK:
SZ EER
                       ; check for erase cycle end
JMP BACK
```

#### Writing Data to the Emulated EEPROM - polling method

```
MOV A, EEPROM ADRES
                      ; user-defined address
MOV EAR, A
                     ; user-defined data
MOV A, EEPROM DATA L
MOV EDL, A
MOV A, EEPROM DATA H
MOV EDH, A
MOV A, OOH
                        ; Write time=2ms (40H for 4ms, 80H for 8ms, C0H for 16ms)
MOV ECR, A
CLR EMI
                       ; set EWREN bit, enable write operation
SET EWREN
                       ; start Write Cycle - set EWR bit - executed immediately after
SET EWR
                        ; setting EWREN bit
SET EMI
BACK:
                        ; check for write cycle end
SZ EWR
JMP BACK
```

#### Reading Data from the Emulated EEPROM - polling method

```
MOV A, EEPROM ADRES ; user defined address
MOV EAR, A
SET ERDEN
                       ; set ERDEN bit, enable read operation
SET ERD
                        ; start Read Cycle - set ERD bit
BACK:
                        ; check for read cycle end
SZ ERD
JMP BACK
CLR ECR
                        ; disable Emulated EEPROM read if no more read operations
                        ; are required
MOV A, EDL
                        ; move read data to user-defined register, the read data is
                        ; located in the EDOL/EDOH
MOV READ DATA L, A
MOV A, EDH
MOV READ DATA H, A
```

Note: For each read operation, the address register should be re-specified followed by setting the ERD bit high to activate a read cycle even if the target address is consecutive.

Rev. 1.00 34 November 20, 2020



## **Oscillators**

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator operations are selected through the relevant control registers.

#### **Oscillator Overview**


In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupt. The fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the device has the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

	Туре	Name	Frequency
Inter	nal High Speed RC	HIRC	8MHz
Inter	nal Low Speed RC	LIRC	32kHz

**Oscillator Types** 

#### **System Clock Configurations**

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock is sourced from the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.



Rev. 1.00 35 November 20, 2020



#### Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has one fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that this internal system clock option requires no external pins for its operation.

#### Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a fully integrated low frequency RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

# **Operating Modes and System Clocks**

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.


#### **System Clocks**

The device has many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency,  $f_{\rm H}$ , or low frequency,  $f_{\rm SUB}$ , source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of  $f_{\rm H}/2\sim f_{\rm H}/64$ .

Rev. 1.00 36 November 20, 2020





**Device Clock Configurations** 

Note: When the system clock source  $f_{SYS}$  is switched to  $f_{SUB}$  from  $f_H$ , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source,  $f_H \sim f_H / 64$ , for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

# **System Operation Modes**

There are six different modes of operation for the microcontrollers, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

Operation	CPU	F	Register Se	etting	£	fн	fsuв	furc			
Mode	CPU	FHIDEN	FSIDEN	CKS2~CKS0	f <sub>SYS</sub>	TH	ISUB	TLIRC			
FAST	On	х	х	000~110	f <sub>н</sub> ~f <sub>н</sub> /64	On	On	On			
SLOW	On	Х	Х	111	f <sub>SUB</sub>	On/Off <sup>(1)</sup>	On	On			
IDLE0	Off	0	0	0	0	1	000~110	Off	Off	On	On
IDLEO	Oii	0	'	111	On	Oii	Oii	OII			
IDLE1	Off	1	1	xxx	On	On	On	On			
IDLE2	Off	1	0	000~110	On	On	Off	On			
IDLEZ		'	0	111	Off	On	Oii	On			
SLEEP	Off	0	0	xxx	Off	Off	Off	On/Off (2)			

"x": Don't care

Note: 1. The  $f_H$  clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

2. The  $f_{LIRC}$  clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

Rev. 1.00 37 November 20, 2020



#### **FAST Mode**

This is one of the main operating modes where the microcontrollers have all of their functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontrollers to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontrollers at a divided clock ratio reduces the operating current.

#### **SLOW Mode**

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from  $f_{SUB}$ , which is derived from the LIRC oscillator.

#### **SLEEP Mode**

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The  $f_{SUB}$  clock provided to the peripheral function will also be stopped, too. However the  $f_{LIRC}$  clock can continues to operate if the WDT function is enabled.

#### **IDLE0 Mode**

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

#### **IDLE1 Mode**

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

#### **IDLE2 Mode**

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

## **Control Registers**

The SCC and HIRCC registers are used to control the system clock and the corresponding oscillator configurations.

Register				В	it			
Name	7	6	5	4	3	2	1	0
SCC	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
HIRCC	_	_	_	_	_	_	HIRCF	HIRCEN

System Operating Mode Control Register List

Rev. 1.00 38 November 20, 2020



## SCC Register

Bit	7	6	5	4	3	2	1	0
Name	CKS2	CKS1	CKS0	_	_	_	FHIDEN	FSIDEN
R/W	R/W	R/W	R/W	_	_	_	R/W	R/W
POR	0	0	0	_	_	_	0	0

Bit 7~5 CKS2~CKS0: System clock selection

000: f<sub>H</sub> 001: f<sub>H</sub>/2 010: f<sub>H</sub>/4 011: f<sub>H</sub>/8 100: f<sub>H</sub>/16 101: f<sub>H</sub>/32 110: f<sub>H</sub>/64 111: f<sub>SUB</sub>

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from  $f_{\text{H}}$  or  $f_{\text{SUB}}$ , a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 **FSIDEN**: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

## HIRCC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	HIRCF	HIRCEN
R/W	_	_	_	_	_	_	R	R/W
POR	_	_	_	_	_	_	0	1

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.

Bit 0 HIRCEN: HIRC oscillator enable control


0: Disable 1: Enable



# **Operating Mode Switching**

The device can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




## **FAST Mode to SLOW Mode Switching**

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.

Rev. 1.00 40 November 20, 2020






## **SLOW Mode to FAST Mode Switching**

In the SLOW mode the system clock is derived from  $f_{SUB}$ . When system clock is switched back to the FAST mode from  $f_{SUB}$ , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to  $f_{H}$ ~ $f_{H}$ /64.

However, if  $f_H$  is not used in the SLOW mode and thus switched off, it will take some time to re-oscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilisation is specified in the System Start Up Time Characteristics.



Rev. 1.00 41 November 20, 2020



#### **Entering the SLEEP Mode**

There is only one way for the device to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- · The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Entering the IDLE0 Mode**

There is only one way for the device to enter the IDLEO Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> clock will be stopped and the application program will stop at the "HALT" instruction, but the f<sub>SUB</sub> clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Entering the IDLE1 Mode**

There is only one way for the device to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f<sub>H</sub> and f<sub>SUB</sub> clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

## **Entering the IDLE2 Mode**

There is only one way for the device to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

Rev. 1.00 42 November 20, 2020



- The  $f_H$  clock will be on but the  $f_{SUB}$  clock will be off and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

# **Standby Current Considerations**

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the device. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

## Wake-up

To minimise power consumption the device can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt

Rev. 1.00 43 November 20, 2020



is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

# **Watchdog Timer**

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

## **Watchdog Timer Clock Source**

The Watchdog Timer clock source is provided by the internal clock,  $f_{LIRC}$  which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with  $V_{DD}$ , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of  $2^8$  to  $2^{15}$  to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

## **Watchdog Timer Control Register**

A single register, WDTC, controls the required time-out period as well as the enable/disable operation.

#### WDTC Register

Bit	7	6	5	4	3	2	1	0
Name	WE4	WE3	WE2	WE1	WE0	WS2	WS1	WS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	1	0	1	0	1	1	1

## Bit 7~3 **WE4~WE0**: WDT function software control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t<sub>SRESET</sub>, and the WRF bit in the RSTFC register will be set high.

## Bit 2~0 WS2~WS0: WDT time-out period selection

 $\begin{array}{l} 000: [(2^8\text{-}2^0)\text{-}2^8]/f_{LIRC} \\ 001: [(2^9\text{-}2^1)\text{-}2^9]/f_{LIRC} \\ 010: [(2^{10}\text{-}2^2)\text{-}2^{10}]/f_{LIRC} \\ 011: [(2^{11}\text{-}2^3)\text{-}2^{11}]/f_{LIRC} \\ 100: [(2^{12}\text{-}2^4)\text{-}2^{12}]/f_{LIRC} \end{array}$ 

101:  $[(2^{13}-2^5)\sim 2^{13}]/f_{LIRC}$ 110:  $[(2^{14}-2^6)\sim 2^{14}]/f_{LIRC}$ 

111:  $[(2^{15}-2^7)\sim 2^{15}]/f_{LIRC}$ 

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

Rev. 1.00 44 November 20, 2020



### RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Bit 0 WRF: WDT control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application

program.

## **Watchdog Timer Operation**

The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t<sub>SRESET</sub>. After power on these bits will have a value of 01010B.

WE4~WE0 Bits	WDT Function		
10101B	Disable		
01010B	Enable		
Any other value	Reset MCU		


Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction. There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the  $2^{15}$  division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the  $2^{15}$  division ratio, and a minimum timeout of 8ms for the  $2^8$  division ration.

Rev. 1.00 45 November 20, 2020





**Watchdog Timer** 

## Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontrollers. In this case, internal circuitry will ensure that the microcontrollers, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

## **Reset Functions**

There are several ways in which a microcontroller reset can occur through events occurring internally.

#### **Power-on Reset**

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontrollers. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



**Power-on Reset Timing Chart** 


## Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. If the supply voltage of the device drops to within a range of  $0.9V \sim V_{LVR}$  such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set high. For a valid LVR signal,

Rev. 1.00 46 November 20, 2020



a low supply voltage, i.e., a voltage in the range between  $0.9V\sim V_{LVR}$  must exist for a time greater than that specified by  $t_{LVR}$  in the LVR characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. If the LVS7~LVS0 bits are set to 01011010B, the LVR function is enabled with a fixed LVR voltage of 1.7V. If the LVS7~LVS0 bits are set to 10100101B, the LVR function is disabled. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time,  $t_{SRESET}$ . When this happens, the LRF bit in the RSTFC register will be set high. After power on the register will have the value of 01011010B. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.



Low Voltage Reset Timing Chart

## LVRC Register

Bit	7	6	5	4	3	2	1	0
Name	LVS7	LVS6	LVS5	LVS4	LVS3	LVS2	LVS1	LVS0
R/W								
POR	0	1	0	1	1	0	1	0

Bit 7~0 LVS7~LVS0: LVR voltage select control

01011010: 1.7V 10100101: disable

Any other value: Generates MCU reset - register is reset to POR value

When an actual low voltage condition occurs, as specified above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a  $t_{\rm LVR}$  time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 01011010B and 10100101B, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time,  $t_{SRESET}$ . However in this situation the register contents will be reset to the POR value.

## RSTFC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	LVRF	LRF	WRF
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	Х	0	0

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occurred 1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred

This bit is set high if the LVRC register contains any non-defined LVRC register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT control register software reset flag


Refer to the Watchdog Timer Control Register section.

Rev. 1.00 47 November 20, 2020



## **Watchdog Time-out Reset during Normal Operation**


When the Watchdog time-out Reset during normal operations in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

## Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t<sub>SST</sub> details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

## **Reset Initial Conditions**

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

то	PDF	Reset Conditions				
0	0	Power-on reset				
u	u	VR reset during FAST or SLOW Mode operation				
1	u	WDT time-out reset during FAST or SLOW Mode operation				
1	1	WDT time-out reset during IDLE or SLEEP Mode operation				

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

Item	Condition After Reset			
Program Counter	Reset to zero			
Interrupts	All interrupts will be disabled			
WDT, Time Base	Cleared after reset, WDT begins counting			
Timer/Event Counter	Timer/Event Counter will be turned off			
Input/Output Ports	I/O ports will be set as inputs			
Stack Pointer	Stack Pointer will point to the top of the stack			

Rev. 1.00 48 November 20, 2020



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

Register	Reset (Power On)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
IAR0	xxxx xxxx	uuuu uuuu	uuuu uuuu
MP0	xxxx xxxx	xxxx xxxx	uuuu uuuu
ACC	xxxx xxxx	uuuu uuuu	uuuu uuuu
PCL	0000 0000	0000 0000	0000 0000
TBLP	xxxx xxxx	uuuu uuuu	uuuu uuuu
TBLH	xx xxxx	uu uuuu	uu uuuu
TBHP	X X X	u u u	u u u
STATUS	00 xxxx	1u uuuu	11 uuuu
INTEG	0000	0000	uuuu
WDTC	0101 0111	0101 0111	uuuu uuuu
TBC	0000	0000	uuuu
RSTFC	x00	u u u	u u u
PASR	-000 0000	-000 0000	-uuu uuuu
SCC	00000	00000	uuuuu
HIRCC	0 1	0 1	u u
IFS	000	000	u u u
PA	1111 1111	1111 1111	uuuu uuuu
PAC	1111 1111	1111 1111	uuuu uuuu
PAPU	0000 0000	0000 0000	uuuu uuuu
PAWU	0000 0000	0000 0000	uuuu uuuu
PB	-111 1111	-111 1111	-uuu uuuu
PBC	-111 1111	-111 1111	-uuu uuuu
PBPU	-000 0000	-000 0000	-uuu uuuu
ECR	0000 0000	0000 0000	uuuu uuuu
EAR	0 0000	0 0000	u uuuu
ED0L	0000 0000	0000 0000	uuuu uuuu
ED0H	00 0000	00 0000	uu uuuu
TMRC	0000 1000	0000 1000	uuuu uuuu
TMR	0000 0000	0000 0000	uuuu uuuu
INTC0	-000 0000	-000 0000	-uuu uuuu
INITO4	00	00	uu
INTC1	0000	0000	uuuu
SADOL	x x	x x	xx (ADRFS=0) xxxx xxxx (ADRFS=1)
SADOH	xxxx xxxx	xxxx xxxx	xxx xxxx (ADRFS=0) xx (ADRFS=1)



Register	Reset (Power On)	WDT Time-out (Normal Operation)	WDT Time-out (IDLE/SLEEP)
SADC0	0000 0000	0000 0000	uuuu uuuu
SADC1	0000 0000	0000 0000	uuuu uuuu
PSCR	000	000	u u u
ED1L	0000 0000	0000 0000	uuuu uuuu
ED1H	00 0000	00 0000	uu uuuu
ED2L	0000 0000	0000 0000	uuuu uuuu
ED2H	00 0000	00 0000	uu uuuu
ED3L	0000 0000	0000 0000	uuuu uuuu
ED3H	00 0000	00 0000	uu uuuu
LVRC	0101 1010	0101 1010	uuuu uuuu
VBGC	0	0	u
PWMC	0000 00	0000 00	uuuu uu
PWMP	0000 0000	0000 0000	uuuu uuuu
PWMD	0000 0000	0000 0000	uuuu uuuu
SLEDC0	0000 0000	0000 0000	uuuu uuuu
SLEDC1	0 0	0 0	u u
LVPUC	0	0	u

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

# **Input/Output Ports**

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The device provides bidirectional input/output lines labeled with port names PA~PB. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

Register				В	it			
Name	7	6	5	4	3	2	1	0
PA	PA7	PA6	PA5	PA4	PA3	PA2	PA1	PA0
PAC	PAC7	PAC6	PAC5	PAC4	PAC3	PAC2	PAC1	PAC0
PAPU	PAPU7	PAPU6	PAPU5	PAPU4	PAPU3	PAPU2	PAPU1	PAPU0
PAWU	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
РВ	_	PB6	PB5	PB4	D3	D2	D1	D0
PBC	_	PBC6	PBC5	PBC4	D3	D2	D1	D0
PBPU	_	PBPU6	PBPU5	PBPU4	D3	D2	D1	D0
LVPUC	_	_	_	_	_	_	_	LVPU

"—": Unimplemented, read as "0"

I/O Logic Function Register List

Rev. 1.00 50 November 20, 2020



## **Pull-high Resistors**

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

### PxPU Register

Bit	7	6	5	4	3	2	1	0
Name	PxPU7	PxPU6	PxPU5	PxPU4	PxPU3	PxPU2	PxPU1	PxPU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PxPUn: I/O Port x Pin pull-high function control

0: Disable 1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A and B depending upon the selected device. However, the actual available bits for each I/O Port may be different.

Note that the control bit PBPU5 and PBPU6 in the PBPU register should be fixed at "0" after power on.

## LVPUC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	_	LVPU
R/W	_	_	_	_	_	_	_	R/W
POR	_	_	_	_	_	_	_	0

Bit 7~1 Unimplemented, read as "0"

LVPU: Pull-high resistor selection for low voltage power supply

0: All pin pull-high resistors are  $60k\Omega$  @ 3V 1: All pin pull-high resistors are  $15k\Omega$  @ 3V

The LVPUC register is used to select the pull-high resistor value for low voltage power supply applications. Note that the LVPU bit in the LVPUC register is only available when the corresponding pin pull-high function is enabled. If the pull-high function is disabled, the LVPU bit has no effect on selecting the pull-high resistor value.

## Port A Wake-up

Bit 0

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

Rev. 1.00 51 November 20, 2020



### • PAWU Register

Bit	7	6	5	4	3	2	1	0
Name	PAWU7	PAWU6	PAWU5	PAWU4	PAWU3	PAWU2	PAWU1	PAWU0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

PAWUn: Port A Pin wake-up function control

0: Disable 1: Enable

The PAWUn bit is used to control the Port A wake-up function. However, the actual available bits are different depending on the selected device.

## I/O Port Control Registers

Each I/O port has its own control register known as PAC~PBC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

## PxC Register

Bit	7	6	5	4	3	2	1	0
Name	PxC7	PxC6	PxC5	PxC4	PxC3	PxC2	PxC1	PxC0
R/W								
POR	1	1	1	1	1	1	1	1

PxCn: I/O Port x Pin type selection

0: Output

1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A and B depending upon the selected device. However, the actual available bits for each I/O Port may be different.

It is important to note that the PBC5 and PBC6 bit in the PBC register must be cleared to 0 to set the corresponding line as an output after power on. This will ensure correct internal connection between the MCU and RF receiver.

### I/O Port Source Current Selection

The source current of each pin in this device can be configured with different source current which is selected by the corresponding pin source current select bits. These source current bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to obtain the exact value for different applications.

Register	Bit								
Name	7	6	5	4	3	2	1	0	
SLEDC0	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00	
SLEDC1	_	_	_	_	_	_	SLEDC11	SLEDC10	

I/O Port Source Current Selection Register List

Rev. 1.00 52 November 20, 2020



## SLEDC0 Register

Bit	7	6	5	4	3	2	1	0
Name	SLEDC07	SLEDC06	SLEDC05	SLEDC04	SLEDC03	SLEDC02	SLEDC01	SLEDC00
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~6 **SLEDC07~SLEDC06**: PB4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 5~4 SLEDC05~SLEDC04: These bits should be kept unchanged after power on

Bit 3~2 SLEDC03~SLEDC02: PA7~PA4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 **SLEDC01~SLEDC00**: PA3~PA0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

### SLEDC1 Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	_	SLEDC11	SLEDC10
R/W	_	_	_	_	_	_	R/W	R/W
POR	_	_	_	_	_	_	0	0

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 SLEDC11~SLEDC10: These bits should be kept unchanged after power on

### **Pin-shared Functions**

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

#### **Pin-shared Function Selection Registers**

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The device includes a Port A Output Function Selection register, labeled as PASR, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as TC and INTn, which share the same pin-shared control configuration with their

Rev. 1.00 53 November 20, 2020



corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

Register		Bit							
Name	7	6	5	4	3	2	1	0	
PASR	_	PAS6	PAS5	PAS4	PAS3	PAS2	PAS1	PAS0	
IFS	_	_	_	_	_	TCPS	INT1PS	INT0PS	

Pin-shared Function Selection Register List

### PASR Register

Bit	7	6	5	4	3	2	1	0
Name	_	PAS6	PAS5	PAS4	PAS3	PAS2	PAS1	PAS0
R/W	_	R/W						
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 PAS6: PA7 Pin-Shared function selection

0: PA7 1: AN3

Bit 5 PAS5: PA6 Pin-Shared function selection

0: PA6/INT1 1: AN2

Bit 4 PAS4: PA5 Pin-Shared function selection

0: PA5 1: VREF

Bit 3 PAS3: PA4 Pin-Shared function selection

0: PA4/INT0 1: AN0

Bit 2 PAS2: PA3 Pin-Shared function selection

0: PA3/TC 1: PWMB

Bit 1 PAS1: PA2 Pin-Shared function selection

0: PA2 1: AN1

Bit 0 **PAS0**: PA0 Pin-Shared function selection

0: PA0 1: PWM

## • IIFS Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	TCPS	INT1PS	INT0PS
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 TCPS: TC input source pin selection

0: PA1 1: PA3

Rev. 1.00 54 November 20, 2020



Bit 1 **INT1PS**: INT1 input source pin selection


0: PA6 1: Reserved

Bit 0 **INTOPS**: INTO input source pin selection

0: PA4 1: Reserved

### I/O Pin Structure

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

# **Programming Considerations**

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.


Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

Rev. 1.00 55 November 20, 2020



# **Timer/Event Counter**

The provision of the Timer/Event Counter forms an important part of any microcontroller, giving the designer a means of carrying out time related functions. The device contains an 8-bit Timer/Event Counter, which contains an 8-bit programmable count-up counter and the clock may come from an external or internal clock source. As the timer has three different operating modes, it can be configured to operate as a general timer, an external event counter or a pulse width capture device.



## **Timer/Event Counter Input Clock Source**

The Timer/Event Counter clock source can originate from various sources, an internal clock or an external pin. The internal clock source is used when the timer is in the Timer Mode and Pulse Width Capture Mode. For the Timer/Event Counter, this internal clock source can be configured by the TS bit in the TMRC Timer Control Register to be derived from the f<sub>SYS</sub> or f<sub>SUB</sub> clock, the division ratio of which is configured by the TPSC2~TPSC0 bits in the same register.

An external clock source is used when the Timer/Event Counter is in the Event Counter Mode, the clock source is provided on the external TC pin. Depending upon the condition of the TEG bit, each high to low or low to high transition on the external timer pin will increase the counter by one.

### **Timer/Event Counter Registers**

There are two registers related to the Timer/Event Counter. The first is the TMR register that contains the actual value of the timer and into which an initial value can be preloaded. Writing to the TMR register will transfer the specified data to the Timer/Event Counter. Reading the TMR register will read the contents of the Timer/Event Counter. The second is the TMRC control register, which is used to define the operating mode, select the internal clock source, control the counting enable or disable and select the active edge.

Register				В	it			
Name	7	6	5	4	3	2	1	0
TMRC	TM1	TM0	TS	TON	TEG	TPSC2	TPSC1	TPSC0
TMR	D7	D6	D5	D4	D3	D2	D1	D0

**Timer/Event Counter Register List** 

#### Timer Register - TMR

The timer register TMR is the place where the actual timer value is stored. The value in the timer register increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFH for the 8-bit Timer/Event Counter, at which point the timer overflows and an internal interrupt signal is generated. The timer value will then be loaded with the preload register value and continue counting.

Rev. 1.00 56 November 20, 2020



Note that to achieve a maximum full range count of FFH, the preload register must first be cleared. Note that if the Timer/Event Counter is in an off condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter until an overflow occurs.

### TMR Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: Timer preload register byte

### **Timer Control Register - TMRC**

The flexible features of the Holtek microcontroller Timer/Event Counter are implemented by operating in three different modes, the options of which are determined by the contents of control register bits.

The Timer Control Register is known as TMRC. It is the Timer Control Register together with its corresponding timer register that controls the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To select which of the three modes the timer is to operate in, namely the Timer Mode, the Event Counter Mode or the Pulse Width Capture Mode, the TM1 $\sim$ TM0 bits in the Timer Control Register must be set to the required logic levels. The timer-on bit TON provides the basic on/off control of the respective timer. Setting the bit to high allows the counter to run. Clearing the bit stops the counter. When the internal clock source is used, it can be sourced from the  $f_{SYS}$  or  $f_{SUB}$  clock selected by setting the TS bit. Bits TPSC2 $\sim$ TPSC0 determine the division ratio of the selected clock source. The internal clock selection will have no effect if an external clock source is used. If the timer is in the Event Counter or Pulse Width Capture Mode, the active transition edge type is selected by the logic level of the TEG bit in the Timer Control Register.

### TMRC Register

Bit	7	6	5	4	3	2	1	0
Name	TM1	TM0	TS	TON	TEG	TPSC2	TPSC1	TPSC0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	1	0	0	0

Bit 7~6 TM1~TM0: Timer/Event Counter operating mode selection

00: Unused

01: Event Counter Mode

10: Timer Mode

11: Pulse Width Capture Mode

Bit 5 TS: Timer  $f_{TP}$  clock source selection

0: f<sub>SYS</sub>
1: f<sub>SUB</sub>

Bit 4 **TON**: Timer/Event Counter counting enable

0: Disable 1: Enable



Bit 3 TEG: Timer/Event Counter active edge selection Event Counter Mode 0: Count on rising edge 1: Count on falling edge Pulse Width Capture Mode 0: Start counting on falling edge, stop on rising edge 1: Start counting on rising edge, stop on falling edge Bit 2~0 TPSC2~TPSC0: Timer internal clock selection 000:  $f_{TP}$ 001:  $f_{TP}/2$ 010:  $f_{TP}/4$ 011:  $f_{TP}/8$ 100:  $f_{TP}/16$  $101: f_{TP}/32$ 110:  $f_{TP}/64$ 111: f<sub>TP</sub>/128


# **Timer/Event Counter Operating Modes**

The Timer/Event Counter can operate in one of three operating modes, Timer Mode, Event Counter Mode or Pulse Width Capture Mode. The operating mode is selected using the TM1 and TM0 bits in the TMRC register.

#### **Timer Mode**

To select this mode, bits TM1 and TM0 in the TMRC register should be set to "10" respectively. In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows.

When operating in this mode the internal clock  $f_{TP}$  is used as the timer clock, which can be selected to be devirved from  $f_{SYS}$  or  $f_{SUB}$  by setting the TS bit in the TMRC register. The division of the  $f_{TP}$  clock is selected by the TPS2~TPS0 bits in the same register. The timer-on bit TON must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increases by one. When the timer reaches its maximum 8-bit, FFH Hex, value and overflows, an interrupt signal is generated and the timer will reload the value already loaded into the preload register and continue counting. It should be noted that in the Timer mode, even if the device is in the IDLE/SLEEP mode, if the selected internal clock is still activated and a timer overflow occurs, it will generate a timer interrupt and corresponding wake-up source.



#### **Event Counter Mode**

To select this mode, bits TM1 and TM0 in the TMRC register should be set to "01" respectively. In this mode, a number of externally changing logic events, occurring on the external timer TC pin, can be recorded by the Timer/Event Counter.


When operating in this mode, the external timer pin, TC, is used as the Timer/Event Counter clock source. After the other bits in the Timer Control Register have been properly configured, the enable bit TON, can be set high to enable the Timer/Event Counter. If the Active Edge Selection bit, TEG, is low, the Timer/Event Counter will increase each time the TC pin receives a low to high

Rev. 1.00 58 November 20, 2020



transition. If the TEG bit is high, the counter will increase each time the TC pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC is pin-shared with other pin functions, the TC pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Event Counter mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



**Event Counter Mode Timing Chart (TEG=1)** 

## **Pulse Width Capture Mode**

To select this mode, bits TM1 and TM0 in the TMRC register should be set to "11" respectively. In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied to the external timer pin.

When operating in this mode the internal clock  $f_{TP}$  is used as the timer clock, which can be selected to be devirved from  $f_{SYS}$  or  $f_{SUB}$  by setting the TS bit in the TMRC register. The division of the  $f_{TP}$  clock is selected by the TPS2~TPS0 bits in the same register. After the other bits in the Timer Control Register have been properly configured, the enable bit TON, can be set high to enable the Timer/Event Counter, however it will not actually start counting until an active edge is received on the TC pin.

If the active Edge Selection bit TEG is low, once a high to low transition has been received on the TC pin, the Timer/Event Counter will start counting based on the internal selected clock source until the TC pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Selection bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the TC pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will then be automatically reset to zero. It is important to note that in the pulse width capture Mode, the enable bit is automatically reset to zero when the external control signal on the TC pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under application program control.


The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TC pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width capture until the enable bit is set high again by the application program. In this way, single shot pulse measurements can be easily made. It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC is pin-shared with other pin functions, the TC pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Pulse

Rev. 1.00 59 November 20, 2020



Width Capture mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC pin if the internal clock source is still activated and the external signal continues to change state. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



Pulse Width Capture Mode Timing Chart (TEG=0)

## **Programming Considerations**

When running in the Timer Mode, the internal timer clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the Pulse Width Capture Mode, the internal timer clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronised with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small errors in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to operate in the Event Counter Mode, which again is an external event and not synchronised with the internal timer clock.

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, it should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bit in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The active edge selection, timer operating mode selection and clock source control bits in timer control register must also be correctly issued to ensure the timer is properly configured for the required applications. It is also important to ensure that a desired initial value is first loaded into the timer register before the timer is switched on. After the timer has been initialised the timer can be turned on and off by controlling the enable bit in the timer control register.


When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set to generate an interrupt signal. If the Timer/Event Counter interrupt is enabled this will in turn allow program branch to its interrupt vector. However irrespective of whether the interrupt is enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in the IDLE/SLEEP mode. This situation may occur if the Timer/Event Counter internal clock source is still activated or if the external signal continues to change state. In such cases, the Timer/Event Counter will continue to count and if an overflow occurs the device will be woken up. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the IDLE/SLEEP mode.

Rev. 1.00 60 November 20, 2020



## **Pulse Width Modulator**

This device contains an 8-bit pulse width modulation function. The PWM function has complimentary outputs for maximum application flexibility.



**PWM Block Diagram** 

## **PWM Registers Description**

There are three registers control the overall operation of the Pulse Width Modulator function. These are the PWM period register, PWMP, PWM duty register, PWMD and a single control register, PWMC.

Register		Bit										
Name	7	6	5	4	3	2	1	0				
PWMC	PWMCK1	PWMCK0	PWMCS	PWMON	PWMOUT	PWMBOUT	_	_				
PWMD	D7	D6	D5	D4	D3	D2	D1	D0				
PWMP	D7	D6	D5	D4	D3	D2	D1	D0				

**PWM Register List** 

## PWMC Register

Bit	7	7 6 5 4 3		2	1	0		
Name	PWMCK1	PWMCK0	PWMCS	PWMON	PWMOUT	PWMBOUT	_	_
R/W	R/W	R/W	R/W	R/W	R/W	R/W	_	_
POR	0	0	0	0	0	0	_	_

## Bit 7~6 **PWMCK1~PWMCK0**: PWM counter clock selection

 $00 \colon f_{\text{TP}}$ 

01:  $f_{TP}/2$ 

10:  $f_{TP}/4$ 

11: f<sub>TP</sub>/8

## Bit 5 **PWMCS**: PWM counter clock source selection

 $0: f_{\text{HIRC}}$ 

1: flire

#### Bit 4 **PWMON**: PWM function enable control

0: Disable – PWM counter=0

1: Enable

When the PWMON bit is cleared to zero to disable the PWM function, the external PWM pin status will be floating when the multi-functional pins are selected as PWM and PWMB outputs.

## Bit 3 **PWMOUT**: PWM output enable control

0: Disable

1: Enable

When the PWMOUT bit is cleared to zero, the external PWM pin status will be floating when the multi-functional pin is selected as a PWM output.

# Bit 2 **PWMBOUT**: PWMB output enable control

0: Disable

1: Enable

When the PWMBOUT bit is cleared to zero, the external PWMB pin status will be floating when the multi-functional pin is selected as a PWMB output.

Bit 1~0 Unimplemented, read as "0"



## PWMP Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~0 **D7~D0**: 8-bit PWM period register

#### PWMD Register

Bit	7	6	5	4	3	2	1	0
Name	D7	D6	D5	D4	D3	D2	D1	D0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0


Bit 7~0 **D7~D0**: 8-bit PWM duty register

If PWMD value is larger than or equal to PWMP value, the PWM always output a high level. If the PWMD value is equal to zero, the PWM always output a low level.

# **PWM Operation**

The PWM function is controlled by the PWMON bit in the PWMC register and its complementary outputs are controlled by the PWMOUT and PWMBOUT bits respectively. The PWM signal generator is driven by the f<sub>HIRC</sub> or f<sub>LIRC</sub> clock selected by the PWMCS bit, and can generate PWM signals, with a variable duty and period cycles by configuring the 8-bit PWMD and PWMP registers. The PWM signal period is dependent upon the PWM counter clock which is set by the PWMCK1~PWMCK0 bits in the PWMC register and determined by the PWMP register. The PWM signal duty is determined by the PWMD register content.

After the PWMD and PWMP register values are changed by the software, the new data will be updated by the hardware when the PWM counter is cleared to zero.



Rev. 1.00 62 November 20, 2020



# **Analog to Digital Converter**


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

#### A/D Converter Overview

These device contains a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals, or the internal analog signal, such as the A/D power divided by 4, and convert these signals directly into a 10-bit digital value. When the external analog signal is to be converted, the corresponding pin-shared control bit should first be properly configured and then the desired external channel input should be selected using the SACS3~SACS0 bits. More detailed information about the A/D input signal selection is described in the "A/D Converter Control Registers" and "A/DConverter Input Signals" sections respectively.

External Input Channels	Internal Signal	A/D Channel Select Bits
4: AN0~AN3	AV <sub>DD</sub> /4	SACS3~SACS0

The accompanying block diagram shows the overall internal structure of the A/D converter together with its associated registers.



A/D Converter Structure

## A/D Converter Register Description

Overall operation of the A/D converter is controlled using four registers. A read only register pair exists to store the A/D converter data 10-bit single value. The remaining two registers are control registers which configure the operating and control function of the A/D converter.

Rev. 1.00 63 November 20, 2020



Register				В	it			
Name	7	6	5	4	3	2	1	0
SADOL (ADRFS=0)	D1	D0	_	_	_	_	_	_
SADOL (ADRFS=1)	D7	D6	D5	D4	D3	D2	D1	D0
SADOH (ADRFS=0)	D9	D8	D7	D6	D5	D4	D3	D2
SADOH (ADRFS=1)	_	_	_	_	_	_	D9	D8
SADC0	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
SADC1	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
VBGC	_	_	_	_	VBGEN	_	_	_

A/D Converter Register List

## A/D Converter Data Registers - SADOL, SADOH

As the internal A/D converter provides a 10-bit digital conversion value, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 10 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register, as shown in the accompanying table. D0~D9 are the conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

ADRFS		SADOH							SADOL							
ADKES	7	6	5	4	3	2	1	0	7	6	5	4	3	2	1	0
0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0	0	0	0	0	0	0
1	0	0	0	0	0	0	D9	D8	D7	D6	D5	D4	D3	D2	D1	D0

A/D Converter Data Registers

## A/D Converter Control Registers - SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As each device contains only one actual analog to digital converter hardware circuit, each of the external analog signal inputs must be routed to the converter. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.00 64 November 20, 2020



## SADC0 Register

Bit	7	6	5	4	3	2	1	0
Name	START	ADBZ	ADCEN	ADRFS	SACS3	SACS2	SACS1	SACS0
R/W	R/W	R	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$ : Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

0: Disable

1: Enable

This bit controls the A/D internal function. This bit should be set to 1 to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D converter data format selection

0: A/D converter data format → SADOH=D[9:2]; SADOL=D[1:0]

1: A/D converter data format → SADOH=D[9:8]; SADOL=D[7:0]

This bit controls the format of the 10-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog channel input selection

0000: AN0

0001: AN1

0010: AN2

0011: AN3

0100~1111: Undefined, input floating

## SADC1 Register

Bit	7	6	5	4	3	2	1	0
Name	SAINS2	SAINS1	SAINS0	SAVRS1	SAVRS0	SACKS2	SACKS1	SACKS0
R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	0	0	0	0	0	0	0	0

Bit 7~5 SAINS0: A/D converter input signal selection

000: External input - External analog channel input

001: Unused, connected to ground

010: Unused, connected to ground

011: Unused, connected to ground

100: Internal input – Internal A/D power supply voltage, AV<sub>DD</sub>/4

101~111: External input – External analog channel input

Care must be taken if the SAINS2~SAINS0 bits are set to "100" to select the internal analog signal to be coverted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits with a value from 0100 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.

# BC66F2133 Sub-1GHz Transmitter A/D Flash MCU

Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: External VREF pin

01: Internal A/D converter power supply, AV<sub>DD</sub>

10: Internal OPA output,  $V_{VR}$ 

11: External VREF pin

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" or "10" to select the A/D converter power supply as the reference voltage source. In this condition, the VREF pin can not be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bit. Otherwise, the external input voltage on the VREF pin will be connected together with the A/D power supply voltage.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

> $000: f_{SYS}$ 001:  $f_{SYS}/2$ 010:  $f_{SYS}/4$ 011:  $f_{SYS}/8$ 100: f<sub>SYS</sub>/16 101: f<sub>SYS</sub>/32 110: f<sub>SYS</sub>/64 111: f<sub>SYS</sub>/128

These three bits are used to select the clock source for the A/D converter.

#### VBGC Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	VBGEN	_	_	_
R/W	_	_	_	_	R/W	_	_	_
POR	_	_	_	_	0	_	_	_

Bit 7~4 Unimplemented, read as "0"

VBGEN: VBG Bandgap reference control Bit 3

> 0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when

the VBGEN bit is set high.

Bit 2~0 Unimplemented, read as "0"

# A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the internal A/D power supply voltage, AVDD, or internal operational amplifer output voltage, VVR, or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the power supply voltage. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the internal operational amplifer output voltage, VvR. Otherwise, if the SAVRS bit field is set to other value except "01" and "10", the A/D converter reference voltage will come from the VREF pin. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bit should be properly configured to disable other pin functions. However, if the A/D power supply voltage is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin and the power supply. The analog input values must not be allowed to exceed the selected reference voltage.

Rev. 1.00 66 November 20, 2020



SAVRS[1:0]	Reference	Description			
00, 11	VREF pin	External A/D converter reference pin VREF			
01	AV <sub>DD</sub>	Internal A/D converter power supply voltage			
10	V <sub>VR</sub>	Internal operational amplifer output voltage			

A/D Converter Reference Voltage Selection

### A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PASR register determine whether the input pins are set as A/D converter analog inputs or whether they have other functions. If the pin is set to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are set through register programming, will be automatically disconnected if the pins are set as A/D inputs. Note that it is not necessary to first set the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

If the SAINS2~SAINS0 bits are set to "000" or "101~111", the external analog channel input is selected to be converted and the SACS3~SACS0 bits can determine which actual external channel is selected to be converted. If the SAINS2~SAINS0 bits are set to "100", the  $AV_{\rm DD}/4$  voltage is selected to be converted. Note that if the internal analog signal is selected to be converted, the external input channel determined by the SACS3~SACS0 bits must be switched to a non-existed A/D input channel by properly setting the SACS bit field with a value from "0100" to "1111".

SAINS[2:0]	SACS[3:0]	Input Signals	Description
000,	0000~0011	AN0~AN3	External channel analog input ANn
101~111	0100~1111	_	Floating, no external channel is selected
001~011	0100~1111	_	Unused, connected to ground
100	0100~1111	AV <sub>DD</sub> /4	Internal A/D converter power supply voltage/4

A/D Converter Input Signal Selection

## A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the associated interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock  $f_{SYS}$ , can be chosen to be either  $f_{SYS}$  or a subdivided version of  $f_{SYS}$ . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock  $f_{SYS}$  and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period,  $f_{ADCK}$ , is from 0.5 $\mu$ s to 10 $\mu$ s, care must be taken for system clock frequencies. For example, if the system

Rev. 1.00 67 November 20, 2020



clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or larger than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk \* show where special care must be taken.

	A/D Clock Period (tadok)								
f <sub>sys</sub>	SACKS[2:0] = 000 (f <sub>SYS</sub> )	SACKS[2:0] = 001 (f <sub>SYS</sub> /2)	SACKS[2:0] = 010 (f <sub>SYS</sub> /4)	SACKS[2:0] = 011 (f <sub>sys</sub> /8)	SACKS[2:0] = 100 (f <sub>SYS</sub> /16)	SACKS[2:0] = 101 (f <sub>SYS</sub> /32)	SACKS[2:0] = 110 (f <sub>SYS</sub> /64)	SACKS[2:0] = 111 (fsys/128)	
1MHz	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	128µs *	
2MHz	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	64µs *	
4MHz	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	32µs *	
8MHz	125ns *	250ns *	500ns	1µs	2µs	4µs	8µs	16µs *	

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

## **Conversion Rate and Timing Diagram**

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as  $t_{ADS}$  takes 4 A/D clock cycles and the data conversion takes 10 A/D clock cycles. Therefore a total of 14 A/D clock cycles for an external input A/D conversion which is defined as  $t_{ADC}$  are necessary.

Maximum single A/D conversion rate = A/D clock period/14

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is 14 taddk clock cycles where taddk is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Rev. 1.00 68 November 20, 2020



## **Summary of A/D Conversion Steps**

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

#### • Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

#### • Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

#### • Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS bit field in the SADC1 register.

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

#### • Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS bit field, the corresponding pin should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

#### • Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS bit field, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 0100 to 1111. The desired internal analog signal then can be selected by configuring the SAINS bit field. After this step, go to Step 6.

## • Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. If the A/D power supply voltage or the operational amplifier output voltage is selected, the external reference input pin function must be disabled by properly configuring the corresponding pin-shared control bits.

#### Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

## • Step 8

If the A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

## • Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

#### • Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



# **Programming Considerations**

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

### A/D Conversion Function


As the device contains a 10-bit A/D converter, its full-scale converted digitised value is equal to 3FFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage,  $V_{\text{REF}}$ , this gives a single bit analog input value of  $V_{\text{REF}}$  divided by 1024.

$$1 LSB=V_{REF} \div 1024$$

The A/D Converter input voltage value can be calculated using the following equation:

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V<sub>REF</sub> level.

Note that here the  $V_{\text{REF}}$  voltage is the actual A/D converter reference voltage determined by the SAVRS field.



**Ideal A/D Transfer Function** 

### A/D Conversion Programming Examples

The following two programming examples illustrate how to configure and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Rev. 1.00 70 November 20, 2020



#### Example: Using an ADBZ polling method to detect the end of conversion

```
clr ADE ; disable ADC interrupt
               ; select f_{\text{SYS}}/8 as A/D clock and
mov a,03h
mov SADC1,a
                   ; select external channel input and external reference input
mov a,18h
                   ; set PASR to configure pin ANO and pin VREF
mov PASR,a
mov a,20h
mov SADCO,a
                   ; enable A/D and connect ANO channel to A/D converter
start conversion:
                   ; high pulse on start bit to initiate conversion
clr START
set START
                   ; reset A/D
clr START
                   ; start A/D
polling_EOC:
sz ADBZ
                   ; poll the SADCO register ADBZ bit to detect end of A/D conversion
; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
jmp start conversion ; start next A/D conversion
```

## Example: Using the interrupt method to detect the end of conversion

```
clr ADE ; disable ADC interrupt
                     ; select f_{\text{SYS}}/8 as A/D clock and
mov a,03h
mov SADC1,a
                     ; select external channel input and external reference input
mov a,18h
                     ; set PASR to configure pin ANO and pin VREF
mov PASR, a
mov a,20h
mov SADCO, a
                     ; enable A/D and connect ANO channel to A/D converter
Start conversion:
clr START
                     ; high pulse on START bit to initiate conversion
set START
                     ; reset A/D
                     ; start A/D
clr START
                     ; clear ADC interrupt request flag
clr ADF
set ADE
                     ; enable ADC interrupt
set EMI
                     ; enable global interrupt
:
:
               ; ADC interrupt service routine
,a ; save ACC to user defined memory
ADC ISR:
mov acc stack,a
mov a, STATUS
mov status stack,a ; save STATUS to user defined memory
:
mov a, SADOL ; read low byte conversion result value
mov SADOL buffer,a ; save result to user defined register
mov a, SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```



# **RF Transmitter**


The RF is a low cost sub-GHz OOK/FSK transmitter for wireless applications in the 315MHz, 433MHz, 470MHz, 868MHz and 915MHz frequency bands. It consists of a highly integrated fractional-N Synthesizer and a Class-E Power Amplifier (PA).

The RF frequency is generated by a fully integrated fractional-N Synthesizer which includes RF VCO, loop filter and Digital controlled XO (DCXO). A fractional-N synthesizer allows users to extend their applications to a wider frequency range with the same XO.

The transmit session is a VCO direct modulation architecture. Different from the conventional direct-up conversion transmitter, the FSK modulation signal is fed into the VCO directly to take advantage of fractional-N synthesizer. As a result, both layout area and current consumption are much smaller. The modulated signal, generated by VCO, is fed into a Class-E PA and the maximum output power can be up to +13dBm.

#### State Control

The RF transmitter has integrated state machines that control the state transition between modes.




### **Normal Mode**

After a power-on reset operation, the RF Transmitter will perform a POR procedure and then automatically enter the Deep Sleep Mode to wait for a transmitting start condition. Data will be transmitted if the DIN pin is pulled high or the pulse on the PCLK pin changes from high to low. When data transmission is finished and the DIN pin state changes from high to low, the RF Transmitter will enter the Standby state and the Timer, whose timeout period is determined by DLY\_TOFF bits in the CFG1 register, will turn on and start to count. The device will return to the Deep Sleep Mode when the Timer overflows. However, it should be noted that when the DLY\_TOFF[3:0] bit value is "1111", the RF Transmitter will start to transmit again without entering the Deep Sleep Mode once the DIN pin state changes from low to high.

Rev. 1.00 72 November 20, 2020





TX Enabled by DIN Pin

#### I<sup>2</sup>C Mode

The RF transmitter can enter the I<sup>2</sup>C mode from the Normal mode. If the PCLK line is pulled low and stays at low level for more than 16µs, the RF transmitter enters the I<sup>2</sup>C Mode for serial programming. When the RF receives a correct I<sup>2</sup>C STOP signal followed by the PCLK line pulled low and stay at low level for more than 16µs, the RF transmitter will return to the Normal Mode.


In the I<sup>2</sup>C Mode, the MCU can configure the internal relevant registers using I<sup>2</sup>C serial programming. The transmitter only supports the I<sup>2</sup>C format for byte write, page write, byte read and page read format. The transmission procedure is shown as below.

It should be noted that the I<sup>2</sup>C is a non-standard I<sup>2</sup>C interface, which only supports a single device for connection.

Symbol definition:


- S: Start symbol
- · RS: Repeat Start
- · P: Stop symbol
- DADDR[6:0]: device address, 21h
- R/W: read write select, R(0): write, (1): read
- RADDR[7:0]: register address
- ACK: A(0): ACK, NA(1): NAK
- · Bus Direction:

host to device: \_\_\_\_\_\_device to host:



I<sup>2</sup>C Serial Programming





I<sup>2</sup>C Communication Timing Diagram

Rev. 1.00 74 November 20, 2020



## **Register Map**

When connected to an external MCU, the RF Transmitter can be setup and operated using a series of internal registers. The RF Transmitter commands and data are written to and read from the RF Transmitter using its internal I<sup>2</sup>C bus. This list provides a summary of all internal registers. Their detailed operation is described under their relevant section in the functional description.

Address	Register		Bit							
Address	Name	7	6	5	4	3	2	1	0	
00h	CFG0	Setti	ng0			XO	_TRIM	[5:0]		
01h	CFG1	D	LY_TOFF[3:0	)]				Setting1		
02h	CFG2	FDEV[7:0]								
03h	CFG3	FSK_SEL	Sett	ing2			T	KPWR[3:0]		
04h	CFG4		D_N	[5:0]				BAND_	SEL[1:0]	
05h	CFG5	D_K[11:4]								
06h	CFG6	D_K[19:12]								
07h	CFG7				Setting	3				

If the Fuse is un-programmed, the RF Transmitter will have a default state described in the following, determined by register initial values.

Modulation Mode: OOK

Operating Frequency: 433.92MHz

TX Output Power: 10dBm


XTAL Capacitor Load: 16.651pF Power Off Delay Time: 32ms

## • CFG0: Configuration Control Register 0

Address	Bit	7	6	5	4	3	2	1	0		
	Name	Sett	ing0	XO_TRIM[5:0]							
00h	R/W	R/W	R/W	R/W							
	Initial Value	1	0	1	0	0	0	0	0		

Bit  $7\sim6$  **Setting0**: Must be [0b10]

Bit 5~0 XO\_TRIM[5:0]: Trim value of the internal capacitor array for different crystal C<sub>LOAD</sub>




Rev. 1.00 75 November 20, 2020



Based on XO fabricated by YOKETAN corporation.

49US~16MHz~XO~w/~16pF~Cload: The default setting is 1B. Within  $\pm 40ppm$  frequency error, 1 trim code shift -2.88ppm.

3225SMD 16MHz XO w/ 16pF Cload: The default setting is 28. Within  $\pm 20$ ppm frequency error, 1 trim code shift -0.37ppm.



## • CFG1: Configuration Control Register 1

Address	Bit	7	6	5	4	3	2	1	0	
	Name		DLY_TO	DFF[3:0]		Setting1				
01h	R/W		R/	W		R/W				
	Initial Value	1	1	1	0	0	0	0	1	

Bit 7~4 **DLY\_TOFF[3:0]**: Transmitter Auto Power Off Delay Time

 $t=2ms\times(DLY\_TOFF[3:0]+2)$ 

0000: 4ms

0001: 6ms

0010: 8ms

: 1110: 32ms

1111: Infinite - Never enter the Deep Sleep Mode

Bit 3~0 **Setting1**: Must be [0b0001]

Rev. 1.00 76 November 20, 2020



### • CFG2: Configuration Control Register 2

Address	Bit	7	6	5	4	3	2	1	0
	Name	FDEV[7:0]							
02h	R/W	R/W							
	Initial Value	0	1	1	0	0	1	1	0

Bit 7~0 **FDEV[7:0]**: Frequency deviation for FSK

External Crystal=16MHz, FDEV=(fDEV × 215/Fxtal); fXTAL=16MHz

Examples are as follows:

Default FDEV[7:0]= $01100110 \rightarrow Decimal 102$ 

External Crystal=16MHz

f<sub>DEV</sub> (Frequency deviation)=f<sub>DEV</sub>×(16M/2<sup>15</sup>)

f<sub>DEV</sub> (Frequency deviation)=102×(16M/32768)=49.8kHz

### • CFG3: Configuration Control Register 3

Address	Bit	7	6	5	4	3	2	1	0		
	Name	FSK_SEL		Setting2		TXPWR[3:0]					
03h	R/W	R/W		R/W			R/	W			
	Initial Value	0	1	0	0	1	0	0	0		

Bit 7 FSK\_SEL: FSK Mode Enable

0: OOK 1: FSK

Bit 6~4 **Setting 2**: Must be [0b100]

Bit 3~0 **TXPWR[3:0]**: RF Output Power

The RF Transmitter has several output power values which are 0, 5, 10, and 13dBm.

TXPWR[3:0]	RF Output Power
<u>00</u> 00	0dBm
<u>01</u> 00	5dBm
<u>10</u> 00	10dBm
<u>11</u> 00	13dBm

TXPWR[3:0]	RF Output Power Fine Tune Level
XX <u>00</u>	0
XX <u>01</u>	1
XX <u>10</u>	2
XX <u>11</u>	3

Note that the adjust range: Level 3 > Level 2 > Level 1 > Level 0.

Note: Output power level could vary due to different matching components and placement on the PCB. The matching variation could significantly impact the output power level below +5dBm setting.

### CFG4: Configuration Control Register 4

Address	Bit	7	6	5	4	3	2	1	0		
	Name		D_N[5:0] BAND_								
04h	R/W		R/W R/V								
	Initial Value	0 1 0 1 1 0 0 1									

Bit 7~2 **D\_N[5:0]**: Integer of dividend for MMD

Bit 1~0 BAND\_SEL[1:0]: Band Frequency Coarse Control

BAND_SEL	Frequency				
00	315MHz				
01	433MHz				
10	868MHz				
11	915MHz				

Note that the BAND\_SEL only select an approximate frequency range while the exact frequency value is determined by the D\_N and D\_K bit fields.

Rev. 1.00 77 November 20, 2020



## • CFG5: Configuration Control Register 5

Address	Bit	7	6	5	4	3	2	1	0	
	Name		D_K[11:4]							
05h	R/W		R/W							
	Initial Value	0	1	1	1	0	0	0	0	

#### • CFG6: Configuration Control Register 6

Address	Bit	7	6	5	4	3	2	1	0
	Name D_K[19:12]								
06h	R/W		R/W						
	Initial Value	0	0	1	1	1	1	0	1

**D** K[19:4]: 16-bit Fractional of dividend for MMD

D N&D K example.

X'TAL=16MHz and TX band =433MHz

1. D\_N  $\rightarrow$  (433M×Divider)/16M=54.125

Take the integer part  $\rightarrow$  D N=54-32=22  $\rightarrow$  010110

2. D\_K  $\rightarrow$  (433M×Divider)/16M=54.125

Take the fractional part  $\to$  D K=0.125×2<sup>20</sup>=131072  $\to$  0010-0000-0000

3. The example frequency can be referred in the following table.

Band_SEL	Frequency	Divider	X'TAL	D_N[5:0]	D_K[19:4]
315MHz	315MHz	2	16MHz	000111	0110-0000-0000-0000
433MHz	433MHz	2	16MHz	010110	0010-0000-0000-0000
433MHz	433.92MHz	2	16MHz	010110	0011-1101-0111-0000
868MHz	868MHz	1	16MHz	010110	0100-0000-0000-0000
915MHz	915MHz	1	16MHz	011001	0011-0000-0000-0000

## • CFG7: Configuration Control Register 7

Address	Bit	7	6	5	4	3	2	1	0
	Name				Sett	ing3			
07h	R/W				R/	W			
	Initial Value	0	1	0	0	1	0	1	1

Bit 7~0 **Setting3**: Must be [0b01001011]

## Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer requires microcontroller attention, its corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to its needs. The device contains several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by internal functions including the Timer/Event Counter and Time Base.

## **Interrupt Registers**

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into two categories. The first is the INTCO~INTC1 registers which set the primary interrupts, the second is the INTEG register to set the external interrupt trigger edge type.

Rev. 1.00 78 November 20, 2020



Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

Function	Enable Bit	Request Flag	Notes
Global	EMI	_	_
INTn Pin	INTnE	INTnF	n=0~1
Time Base	TBE	TBF	_
Timer/Event Counter	TE	TF	_
A/D Converter	ADE	ADF	_

### **Interrupt Register Bit Naming Conventions**

Register		Bit									
Name	7	6	5	4	3	2	1	0			
INTEG	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0			
INTC0	_	TF	TBF	INT0F	TE	TBE	INT0E	EMI			
INTC1	_	_	INT1F	ADF	_	_	INT1E	ADE			

Interrupt Register List

#### INTEG Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	INT1S1	INT1S0	INT0S1	INT0S0
R/W	_	_	_	_	R/W	R/W	R/W	R/W
POR	_	_	_	_	0	0	0	0

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 **INT1S1~INT1S0**: Interrupt edge control for INT1 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable

01: Rising edge

10: Falling edge

11: Rising and falling edges

#### • INTC0 Register

Bit	7	6	5	4	3	2	1	0
Name	_	TF	TBF	INT0F	TE	TBE	INT0E	EMI
R/W	_	R/W	R/W	R/W	R/W	R/W	R/W	R/W
POR	_	0	0	0	0	0	0	0

Bit 7 Unimplemented, read as "0"

Bit 6 TF: Timer/Event Counter interrupt request flag

0: No request

1: Interrupt request

Bit 5 TBF: Time Base interrupt request flag

0: No request

1: Interrupt request



Bit 4 INT0F: INT0 interrupt request flag

0: No request1: Interrupt request

Bit 3 TE: Timer/Event Counter interrupt control

0: Disable 1: Enable

Bit 2 TBE: Time Base interrupt control

0: Disable 1: Enable

Bit 1 **INT0E**: INT0 interrupt control

0: Disable 1: Enable

Bit 0 **EMI**: Global interrupt control

0: Disable 1: Enable

#### INTC1 Register

Bit	7 6		5	4	3	2	1	0
Name	_	_	INT1F	ADF	_	_	INT1E	ADE
R/W	_	_	R/W	R/W	_	_	R/W	R/W
POR	_	_	0	0	_	_	0	0

Bit 7~6 Unimplemented, read as "0"

Bit 5 INT1F: INT1 interrupt request flag

0: No request
1: Interrupt request

Bit 4 ADF: A/D converter interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 **INT1E**: INT1 interrupt control

0: Disable 1: Enable

Bit 0 ADE: A/D converter interrupt control

0: Disable 1: Enable

## **Interrupt Operation**

When the conditions for an interrupt event occur, such as a timer overflow, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Rev. 1.00 80 November 20, 2020



The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagram with their order of priority. All interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



Interrupt Structure

#### **External Interrupt**

The external interrupt is controlled by signal transitions on the INTn pin. An external interrupt request will take place when the external interrupt request flag, INTnF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTnE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

Rev. 1.00 81 November 20, 2020



The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.


### **Timer/Event Counter Interrupt**

An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, TF, is set, which occurs when the Timer/Event Counter overflows. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Timer/Event Counter Interrupt enable bit, TE, must first be set. When the interrupt is enabled, the stack is not full and the Timer/Event Counter overflows, a subroutine call to its interrupt vector, will take place. When the interrupt is serviced, the Timer/Event Counter Interrupt flag, TF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

## Time Base Interrupt

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signals from the timer function. When this happens its interrupt request flag TBF will be set. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its interrupt vector location will take place. When the interrupt is serviced, the interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source,  $f_{PSC}$ , originates from the internal clock source  $f_{SYS}$ ,  $f_{SYS}/4$  or  $f_{SUB}$  and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL[1:0] bits in the PSCR register.



**Time Base Interrupt** 

## PSCR Register

Bit	7	6	5	4	3	2	1	0
Name	_	_	_	_	_	PSCEN	CLKSEL1	CLKSEL0
R/W	_	_	_	_	_	R/W	R/W	R/W
POR	_	_	_	_	_	0	0	0

Bit 7~3 Unimplemented, read as "0"

Bit 2 **PSCEN**: Prescaler control

0: Disable 1: Enable

This PSCEN bit is the prescaler clock enable/disable control bit. When the prescale clock is not in use, clearing this bit to zero can reduce extra power consumption.

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source f<sub>PSC</sub> selection

 $00: f_{SYS} \\ 01: f_{SYS}/4 \\ 1x: f_{SUB}$ 

Rev. 1.00 82 November 20, 2020



#### TBC Register

Bit	7	6	5	4	3	2	1	0
Name	TBON	_	_	_	_	TB2	TB1	TB0
R/W	R/W	_	_	_	_	R/W	R/W	R/W
POR	0	_	_	_	_	0	0	0

Bit 7 **TBON**: Time Base control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB2~TB0**: Time Base Time-out period selection

000:  $2^4/f_{PSC}$ 001:  $2^5/f_{PSC}$ 010:  $2^6/f_{PSC}$ 011:  $2^7/f_{PSC}$ 100:  $2^8/f_{PSC}$ 101:  $2^9/f_{PSC}$ 110:  $2^{10}/f_{PSC}$ 111:  $2^{11}/f_{PSC}$ 

#### A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D converter Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

#### Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

### **Programming Considerations**

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Rev. 1.00 83 November 20, 2020




Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

# **Application Circuits**



Rev. 1.00 84 November 20, 2020



### Instruction Set

#### Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

### **Instruction Timing**

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

### Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

## **Arithmetic Operations**

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.00 85 November 20, 2020



## **Logical and Rotate Operation**

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

#### **Branches and Control Transfer**

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

#### **Bit Operations**

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

#### **Table Read Operations**

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

#### Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.00 86 November 20, 2020



# **Instruction Set Summary**

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

#### **Table Conventions**

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

Mnemonic	Description	Cycles	Flag Affected
Arithmetic			
ADD A,[m]	Add Data Memory to ACC	1	Z, C, AC, OV
ADDM A,[m]	Add ACC to Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
ADD A,x	Add immediate data to ACC	1	Z, C, AC, OV
ADC A,[m]	Add Data Memory to ACC with Carry	1	Z, C, AC, OV
ADCM A,[m]	Add ACC to Data memory with Carry	1 Note	Z, C, AC, OV
SUB A,x	Subtract immediate data from the ACC	1	Z, C, AC, OV
SUB A,[m]	Subtract Data Memory from ACC	1	Z, C, AC, OV
SUBM A,[m]	Subtract Data Memory from ACC with result in Data Memory	1 Note	Z, C, AC, OV
SBC A,[m]	Subtract Data Memory from ACC with Carry	1	Z, C, AC, OV
SBCM A,[m]	Subtract Data Memory from ACC with Carry, result in Data Memory	1 <sup>Note</sup>	Z, C, AC, OV
DAA [m]	Decimal adjust ACC for Addition with result in Data Memory	1 Note	С
Logic Operation			
AND A,[m]	Logical AND Data Memory to ACC	1	Z
OR A,[m]	Logical OR Data Memory to ACC	1	Z
XOR A,[m]	Logical XOR Data Memory to ACC	1	Z
ANDM A,[m]	Logical AND ACC to Data Memory	1 Note	Z
ORM A,[m]	Logical OR ACC to Data Memory	1 Note	Z
XORM A,[m]	Logical XOR ACC to Data Memory	1 Note	Z
AND A,x	Logical AND immediate Data to ACC	1	Z
OR A,x	Logical OR immediate Data to ACC	1	Z
XOR A,x	Logical XOR immediate Data to ACC	1	Z
CPL [m]	Complement Data Memory	1 <sup>Note</sup>	Z
CPLA [m]	Complement Data Memory with result in ACC	1	Z
Increment & Dec	rement		
INCA [m]	Increment Data Memory with result in ACC	1	Z
INC [m]	Increment Data Memory	1 Note	Z
DECA [m]	Decrement Data Memory with result in ACC	1	Z
DEC [m]	Decrement Data Memory	1 Note	Z
Rotate			
RRA [m]	Rotate Data Memory right with result in ACC	1	None
RR [m]	Rotate Data Memory right	1 Note	None
RRCA [m]	Rotate Data Memory right through Carry with result in ACC	1	С
RRC [m]	Rotate Data Memory right through Carry	1 Note	С
RLA [m]	Rotate Data Memory left with result in ACC	1	None
RL [m]	Rotate Data Memory left	1 Note	None
RLCA [m]	Rotate Data Memory left through Carry with result in ACC	1	С
RLC [m]	Rotate Data Memory left through Carry	1 Note	С



Mnemonic	Description	Cycles	Flag Affected
Data Move			
MOV A,[m]	Move Data Memory to ACC	1	None
MOV [m],A	Move ACC to Data Memory	1 <sup>Note</sup>	None
MOV A,x	Move immediate data to ACC	1	None
Bit Operation			
CLR [m].i	Clear bit of Data Memory	1 <sup>Note</sup>	None
SET [m].i	Set bit of Data Memory	1 <sup>Note</sup>	None
Branch Operatio	n		
JMP addr	Jump unconditionally	2	None
SZ [m]	Skip if Data Memory is zero	1 <sup>Note</sup>	None
SZA [m]	Skip if Data Memory is zero with data movement to ACC	1 <sup>Note</sup>	None
SZ [m].i	Skip if bit i of Data Memory is zero	1 <sup>Note</sup>	None
SNZ [m].i	Skip if bit i of Data Memory is not zero	1 <sup>Note</sup>	None
SIZ [m]	Skip if increment Data Memory is zero	1 <sup>Note</sup>	None
SDZ [m]	Skip if decrement Data Memory is zero	1 <sup>Note</sup>	None
SIZA [m]	Skip if increment Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
SDZA [m]	Skip if decrement Data Memory is zero with result in ACC	1 <sup>Note</sup>	None
CALL addr	Subroutine call	2	None
RET	Return from subroutine	2	None
RET A,x	Return from subroutine and load immediate data to ACC	2	None
RETI	Return from interrupt	2	None
Table Read Oper	ation		
TABRD [m]	Read table (specific page or current page) to TBLH and Data Memory	2 <sup>Note</sup>	None
TABRDL [m]	Read table (last page) to TBLH and Data Memory	2 <sup>Note</sup>	None
Miscellaneous			
NOP	No operation	1	None
CLR [m]	Clear Data Memory	1 <sup>Note</sup>	None
SET [m]	Set Data Memory	1 <sup>Note</sup>	None
CLR WDT	Clear Watchdog Timer	1	TO, PDF
SWAP [m]	Swap nibbles of Data Memory	1 <sup>Note</sup>	None
SWAPA [m]	Swap nibbles of Data Memory with result in ACC	1	None
HALT	Enter power down mode	1	TO, PDF

Note: 1. For skip instructions, if the result of the comparison involves a skip then two cycles are required, if no skip takes place only one cycle is required.

2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.

Rev. 1.00 88 November 20, 2020



## **Instruction Definition**

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation  $[m] \leftarrow ACC + [m] + C$ 

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

**ADD A,x** Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\begin{aligned} & \text{Operation} & & & [m] \leftarrow ACC + [m] \\ & \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{aligned}$ 

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC$  "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "AND" [m]$ 

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

Operation Stack  $\leftarrow$  Program Counter + 1

Program Counter ← addr

Affected flag(s) None

**CLR [m]** Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation  $[m] \leftarrow 00H$ Affected flag(s) None

**CLR [m].i** Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i  $\leftarrow$  ( Affected flag(s) None

**CLR WDT** Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$   $PDF \leftarrow 0$ 

Affected flag(s) TO, PDF

**CPL [m]** Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation  $[m] \leftarrow [m]$ 

Affected flag(s) Z

**CPLA [m]** Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m]$ 

Affected flag(s) Z

**DAA [m]** Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation  $[m] \leftarrow ACC + 00H$  or

 $[m] \leftarrow ACC + 06H \text{ or}$   $[m] \leftarrow ACC + 60H \text{ or}$  $[m] \leftarrow ACC + 66H$ 

Affected flag(s) C



**DEC [m]** Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation  $[m] \leftarrow [m] - 1$ 

Affected flag(s) Z

**DECA [m]** Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] - 1$ 

Affected flag(s) Z

**HALT** Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation  $TO \leftarrow 0$ 

 $PDF \leftarrow 1$ 

Affected flag(s) TO, PDF

**INC [m]** Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation  $[m] \leftarrow [m] + 1$ 

Affected flag(s) Z

**INCA [m]** Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation  $ACC \leftarrow [m] + 1$ 

Affected flag(s) Z

JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

Operation  $ACC \leftarrow [m]$ Affected flag(s) None

**MOV A,x** Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

 $\begin{array}{ll} \text{Operation} & \quad & \text{ACC} \leftarrow x \\ \text{Affected flag(s)} & \quad & \text{None} \end{array}$ 

**MOV** [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation  $[m] \leftarrow ACC$ Affected flag(s) None



NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**OR A,x** Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "OR" x$ 

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "OR" [m]$ 

Affected flag(s) Z

**RET** Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

**RET A,x** Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$ 

Affected flag(s) None

**RETI** Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$ 

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow [m].7$ 

Affected flag(s) None

Rev. 1.00 92 November 20, 2020



RLA [m] Rotate Data Memory left with result in ACC

The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0. Description

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow [m].7$ 

Affected flag(s) None

Rotate Data Memory left through Carry RLC [m]

The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 Description

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation  $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $[m].0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

C Affected flag(s)

Rotate Data Memory left through Carry with result in ACC RLCA [m]

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation  $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$ 

 $ACC.0 \leftarrow C$ 

 $C \leftarrow [m].7$ 

Affected flag(s) C

RR [m] Rotate Data Memory right

The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7. Description

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

 $[m].7 \leftarrow [m].0$ 

Affected flag(s) None

RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

 $ACC.i \leftarrow [m].(i+1); (i=0\sim6)$ Operation

 $ACC.7 \leftarrow [m].0$ 

Affected flag(s) None

Rotate Data Memory right through Carry RRC [m]

The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 Description

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation  $[m].i \leftarrow [m].(i+1); (i=0\sim6)$ 

[m].7 ← C

 $C \leftarrow [m].0$ 

Affected flag(s) C



**RRCA [m]** Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i  $\leftarrow$  [m].(i+1); (i=0 $\sim$ 6)

 $ACC.7 \leftarrow C$  $C \leftarrow [m].0$ 

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m] - \overline{C}$ 

Affected flag(s) OV, Z, AC, C

**SDZ [m]** Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] - 1$ 

Skip if [m]=0

Affected flag(s) None

**SDZA [m]** Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] - 1$ 

Skip if ACC=0

Affected flag(s) None

**SET [m]** Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & & [m] \leftarrow \text{FFH} \\ \text{Affected flag(s)} & & \text{None} \end{array}$ 

**SET [m].i** Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

Operation  $[m].i \leftarrow 1$ Affected flag(s) None

Rev. 1.00 94 November 20, 2020



**SIZ [m]** Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation  $[m] \leftarrow [m] + 1$ 

Skip if [m]=0

Affected flag(s) None

**SIZA [m]** Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation  $ACC \leftarrow [m] + 1$ 

Skip if ACC=0

Affected flag(s) None

**SNZ [m].i** Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$ 

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - [m]$ 

Affected flag(s) OV, Z, AC, C

**SUBM A,[m]** Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $[m] \leftarrow ACC - [m]$ Affected flag(s) OV, Z, AC, C

**SUB A,x** Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation  $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

**SWAP [m]** Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 $\sim$ [m].0  $\leftrightarrow$  [m].7 $\sim$ [m].4

Affected flag(s) None



SWAPA [m] Swap nibbles of Data Memory with result in ACC

The low-order and high-order nibbles of the specified Data Memory are interchanged. The Description

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation  $ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4$ 

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$ 

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

> requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

The contents of the specified Data Memory are copied to the Accumulator. If the value is zero, Description

> the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation  $ACC \leftarrow [m]$ 

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle

instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

TABRD [m] Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer (TBHP and TBLP or only

TBLP if no TBHP) is moved to the specified Data Memory and the high byte moved to

TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation  $[m] \leftarrow \text{program code (low byte)}$ 

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

 $ACC \leftarrow ACC "XOR" [m]$ Operation

Affected flag(s) 7

Rev. 1.00 96 November 20, 2020



XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation  $[m] \leftarrow ACC "XOR" [m]$ 

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation  $ACC \leftarrow ACC "XOR" x$ 

Affected flag(s) Z

Rev. 1.00 97 November 20, 2020



# **Package Information**

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.


- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information


Rev. 1.00 98 November 20, 2020



# 16-pin NSOP-EP (150mil) Outline Dimensions









Sumbol		Dimensions in inch	
Symbol	Min.	Nom.	Max.
A	_	0.236 BSC	_
В	_	0.154 BSC	_
С	0.012	_	0.020
C,	_	0.390 BSC	_
D	_	_	0.069
D1	0.059	_	_
E	_	0.050 BSC	_
E2	0.039	_	_
F	0.000	_	0.006
G	0.016	_	0.050
Н	0.004	_	0.010
α	0°	_	8°

Sumb al		Dimensions in mm	
Symbol	Min.	Nom.	Max.
A	_	6.00 BSC	_
В	_	3.90 BSC	_
С	0.31	_	0.51
C'	_	9.90 BSC	_
D	_	_	1.75
D1	1.50	_	_
E	_	1.27 BSC	_
E2	1.00	_	_
F	0.00	_	0.15
G	0.40	_	1.27
Н	0.10	_	0.25
α	0°	_	8°

Rev. 1.00 99 November 20, 2020



# Copyright<sup>®</sup> 2020 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.

Rev. 1.00 November 20, 2020