

1K/2K Low-Cost A/D Flash MCU

HT66F0021/HT66F0031/HT66F0041

Revision: V1.20 Date: November 06, 2019

www.holtek.com



Table of Contents

| Features | 6 |
|--|----|
| CPU Features | 6 |
| Peripheral Features | 6 |
| General Description | 7 |
| Selection Table | 7 |
| Block Diagram | 8 |
| Pin Assignment | 9 |
| Pin Description | 10 |
| Absolute Maximum Ratings | 13 |
| D.C. Characteristics | |
| Operating Voltage Characteristics | |
| Standby Current Characteristics | |
| Operating Current Characteristics | |
| A.C. Characteristics | 15 |
| High Speed Internal Oscillator – HIRC – Frequency Accuracy | 15 |
| Low Speed Internal Oscillator – LIRC – Frequency Accuracy | 15 |
| Operating Frequency Characteristic Curves | 15 |
| System Start Up Time Characteristics | 16 |
| Input/Output Characteristics | 16 |
| Memory Characteristics | 17 |
| LVR Electrical Characteristics | 18 |
| Internal Reference Voltage Characteristics | 18 |
| A/D Converter Electrical Characteristics | |
| Power-on Reset Characteristics | 19 |
| System Architecture | 19 |
| Clocking and Pipelining | |
| Program Counter | 20 |
| Stack | 21 |
| Arithmetic and Logic Unit – ALU | 21 |
| Flash Program Memory | 22 |
| Structure | 22 |
| Special Vectors | 22 |
| Look-up Table | |
| Table Program Example | |
| In Circuit Programming – ICP | |
| On-Chip Debug Support – OCDS | |
| Data Memory | |
| Structure | |
| General Purpose Data Memory | 25 |

HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU



| Special Purpose Data Memory | 26 |
|--|----|
| Special Function Register Description | 27 |
| Indirect Addressing Register – IAR0 | 27 |
| Memory Pointer – MP0 | 27 |
| Accumulator – ACC | 28 |
| Program Counter Low Register – PCL | 28 |
| Look-up Table Registers – TBLP, TBHP, TBLH | 28 |
| Status Register – STATUS | 28 |
| Emulated EEPROM Data Memory | 30 |
| Emulated EEPROM Data Memory Structure | 30 |
| Emulated EEPROM Registers | 30 |
| Erasing the Emulated EEPROM | 34 |
| Writing Data to the Emulated EEPROM | 34 |
| Reading Data from the Emulated EEPROM | 35 |
| Programming Considerations | 35 |
| Oscillators | 36 |
| Oscillator Overview | 36 |
| System Clock Configurations | 37 |
| Internal High Speed RC Oscillator – HIRC | 37 |
| Internal 32kHz Oscillator – LIRC | 37 |
| Operating Modes and System Clocks | 38 |
| System Clocks | |
| System Operation Modes | 39 |
| Control Registers | 40 |
| Operating Mode Switching | 41 |
| Standby Current Considerations | 45 |
| Wake-up | 45 |
| Watchdog Timer | 46 |
| Watchdog Timer Clock Source | |
| Watchdog Timer Control Register | 46 |
| Watchdog Timer Operation | |
| Reset and Initialisation | 48 |
| Reset Functions | |
| Reset Initial Conditions | |
| Input/Output Ports | |
| Pull-high Resistors | |
| Port A Wake-up | |
| I/O Port Control Registers | |
| I/O Port Source Current Selection – HT66F0041 only | |
| Pin-shared Functions | |
| I/O Pin Structure | |
| Programming Considerations | |



| Timer/Event Counter | |
|---|----|
| Timer/Event Counter Input Clock Source | |
| Timer/Event Counter Registers | 61 |
| Timer/Event Counter Operating Modes | |
| Programming Considerations | 65 |
| Pulse Width Modulator - HT66F0021/HT66F0031 | 66 |
| PWM Registers Description | |
| PWM Operation | 67 |
| Pulse Width Modulator – HT66F0041 | 69 |
| PWM Registers Description | 69 |
| PWM Operation | 70 |
| Analog to Digital Converter | 71 |
| A/D Converter Overview | 71 |
| A/D Converter Register Description | 71 |
| A/D Converter Reference Voltage | 74 |
| A/D Converter Input Signals | 75 |
| A/D Converter Operation | 75 |
| Conversion Rate and Timing Diagram | 76 |
| Summary of A/D Conversion Steps | 77 |
| Programming Considerations | 78 |
| A/D Conversion Function | 78 |
| A/D Conversion Programming Examples | 78 |
| Interrupts | 80 |
| Interrupt Registers | |
| Interrupt Operation | |
| External Interrupt | 83 |
| Timer/Event Counter Interrupt | 84 |
| Time Base Interrupt | |
| A/D Converter Interrupt | |
| Interrupt Wake-up Function | |
| Programming Considerations | |
| Application Circuits | 86 |
| Instruction Set | 87 |
| Introduction | 87 |
| Instruction Timing | 87 |
| Moving and Transferring Data | 87 |
| Arithmetic Operations | 87 |
| Logical and Rotate Operation | |
| Branches and Control Transfer | 88 |
| Bit Operations | |
| Table Read Operations | 88 |
| Other Operations | 88 |
| Instruction Set Summary | |
| instruction set summary | 89 |

HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU



| Instruction Definition | 91 |
|---|-----|
| Package Information | 100 |
| 8-pin SOP (150mil) Outline Dimensions | |
| 16-pin NSOP (150mil) Outline Dimensions | 102 |
| 20-pin NSOP (150mil) Outline Dimensions | 103 |
| 20-pin SSOP (150mil) Outline Dimensions | 104 |



Features

CPU Features

- · Operating voltage
 - f_{SYS} =8MHz: 1.8V~5.5V
- Up to $0.5\mu s$ instruction cycle with 8MHz system clock at $V_{DD}=5V$
- Power down and wake-up functions to reduce power consumption
- · Oscillator types
 - Internal High Speed RC HIRC
 - Internal Low Speed 32kHz RC LIRC
- Multi-mode operation: FAST, SLOW, IDLE and SLEEP
- Fully integrated internal oscillators require no external components
- · All instructions executed in one or two instruction cycles
- Table read instructions
- 63 powerful instructions
- Up to 4-level subroutine nesting
- · Bit manipulation instruction

Peripheral Features

- Flash Program Memory: 1K×14~2K×14
- RAM Data Memory: 64×8
- Emulated EEPROM Memory: 32×14
- Watchdog Timer function
- Up to 18 bidirectional I/O lines
- Programmable I/O source current for LED applications (for HT66F0041 only)
- Up to 2 pin-shared external interrupts
- One 8-bit programmable Timer/Event Counter with overflow interrupt and prescaler
- 1-channel 8-bit PWM output shared with I/O line (HT66F0021/HT66F0031)
- 8-bit PWM complementary outputs shared with I/O lines (HT66F0041)
- Single Time-Base function for generation of fixed time interrupt signals
- 4 external channels 10-bit resolution A/D converter with internal reference voltage V_{VR}
- · Low voltage reset function
- Package types: 8-pin SOP, 16/20-pin NSOP and 20-pin SSOP

Rev. 1.20 6 November 06, 2019



General Description

The devices are Flash Memory A/D type 8-bit high performance RISC architecture microcontrollers. Offering users the convenience of Flash Memory multi-programming features, the devices also include a wide range of functions and features. Other memory includes an area of RAM Data Memory as well as an area of Emulated EEPROM memory for storage of non-volatile data such as serial numbers, calibration data, etc.

Analog feature includes a multi-channel 10-bit A/D converter. A single extremely flexible Timer/ Event Counter provides timing, event counting and pulse wide capture functions. A Pulse Width Modulator provides an 8-bit PWM output. An internal Watchdog Timer coupled with excellent noise immunity and ESD protection ensures that reliable operation is maintained in hostile electrical environments.

A full choice of internal high and low speed oscillators are provided and the two fully integrated system oscillators require no external components for their implementation. The ability to operate and switch dynamically between a range of operating modes using different clock sources gives users the ability to optimize microcontroller operation and minimize power consumption.

The inclusion of flexible I/O programming features and Time-Base funciton along with other features ensure that the devices will find excellent use in electronic metering, environmental monitoring, handheld instruments, household appliances, electronically controlled tools, motor driving in addition to many others.

Selection Table

Most features are common to these devices, the main features distinguishing them are Flash Memory capacity, I/O count, external interrupt count, PWM funcion, stack capacity and package types. The following table summarises the main features of each device.

| Part No. | V _{DD} | ROM | RAM | Emulated EEPROM | I/O | Ext. Int. |
|-----------|-----------------|-------|------|--------------------|-----|-----------|
| HT66F0021 | 1.8V~5.5V | 1K×14 | 64×8 | 32×14 | 6 | 1 |
| HT66F0031 | 1.8V~5.5V | 1K×14 | 64×8 | 32×14 | 14 | 1 |
| HT66F0041 | 1.8V~5.5V | 2K×14 | 64×8 | 32×14 | 18 | 2 |


| Part No. | A/D | Timer | PWM | Time Base | LVR | Stack | Package |
|-----------|----------|---------|--------------------------|-----------|--------------|-------|---------------------|
| HT66F0021 | 10-bit×4 | 8-bit×1 | 1-channel | 1 | √ | 2 | 8SOP |
| HT66F0031 | 10-bit×4 | 8-bit×1 | 1-channel | 1 | \checkmark | 2 | 16NSOP |
| HT66F0041 | 10-bit×4 | 8-bit×1 | Complementary Outputs | 1 | V | 4 | 16/20NSOP 20SSOP |

Rev. 1.20 7 November 06, 2019




Block Diagram

HT66F0021/HT66F0031




HT66F0041



Rev. 1.20 8 November 06, 2019



Pin Assignment



Note: 1. The desired pin-shared function is determined by the corresponding pin-shared control bits.

- 2. The OCDSDA and OCDSCK pins are supplied for the OCDS dedicated pins and as such only available for the HT66V00x1 device which is the OCDS EV chip for the HT66F00x1 device.
- 3. For the less pin count package type there will be unbounded pins which should be properly configured to avoid unwanted power consumption resulting from floating input conditions. Refer to the "Standby Current Considerations" and "Input/Output Ports" sections.

Rev. 1.20 9 November 06, 2019



Pin Description

The function of each pin is listed in the following table, however the details behind how each pin is configured is contained in other sections of the datasheet. As each Pin Description table shows the situation for the package with the most pins, not all pins in the tables will be available on smaller package sizes.

HT66F0021/HT66V0021

| Pin Name | Function | OPT | I/T | O/T | Description |
|-----------------------------|----------|-------------------------------|-----|--|--|
| | PA0 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA0/INT0/AN0/ ICPDA INT0 | | PASR IFS INTEG INTC0 | ST | _ | External Interrupt |
| | AN0 | PASR | AN | AN — A/D Converter external analog input | |
| | ICPDA | _ | ST | CMOS | ICP Data/Address pin |
| DA4/TOA/DEE | PA1 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA1/TC/VREF | TC | PASR IFS | ST | _ | Timer/Event Counter clock input |
| | VREF | PASR | AN | _ | A/D Converter external reference input |
| PA2/AN1/ICPCK | PA2 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| | AN1 | PASR | AN | _ | A/D Converter external analog input |
| | ICPCK | _ | ST | _ | ICP clock pin |
| | PA5 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA5/INT0/AN3 INT0 | | PASR IFS INTEG INTC0 | ST | _ | External Interrupt |
| | AN3 | PASR | AN | _ | A/D Converter external analog input |
| DA C/TC/D\A/A/O | PA6 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| PA6/TC/PWMO | TC | PASR IFS | ST | _ | Timer/Event Counter clock input |
| | PWMO | PASR | _ | CMOS | PWM signal output |
| PA7/PWMO/AN2 | PA7 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| | PWMO | PASR | _ | CMOS | PWM signal output |
| | AN2 | PASR | AN | _ | A/D Converter external analog input |
| OCDSDA | OCDSDA | _ | ST | CMOS | OCDS Data/Address pin, for EV chip only |
| OCDSCK | OCDSCK | _ | ST | _ | OCDS clock pin, for EV chip only |
| VDD/AVDD | VDD | _ | PWR | | Digital positive power supply |
| VOULANDO | AVDD | _ | PWR | _ | Analog positive power supply |
| VSS/AVSS | VSS | _ | PWR | | Digital negative power supply, ground |
| | AVSS | _ | PWR | _ | Analog negative power supply, ground |
| NC | NC | | | | Not connected |

Rev. 1.20 10 November 06, 2019

HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU



Legend: I/T: Input type; O/T: Output type; OPT: Optional by register option; PWR: Power;

ST: Schmitt Trigger input; AN: Analog signal. CMOS: CMOS output;

HT66F0031/HT66V0031

| HT66F0031/HT66V0031 | | | | | | | |
|-----------------------------|----------|-------------------------------|-----|------|--|--|--|
| Pin Name | Function | OPT | I/T | O/T | Description | | |
| | PA0 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| PA0/TC/AN0/ ICPDA/OCDSDA | 1 10 | | ST | _ | Timer/Event Counter clock input | | |
| | AN0 | PASR | AN | _ | A/D Converter external analog input | | |
| | ICPDA | _ | ST | CMOS | ICP Data/Address pin | | |
| | OCDSDA | _ | ST | CMOS | OCDS Data/Address pin, for EV chip only | | |
| PA1/VREF | PA1 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| | VREF | PASR | AN | _ | A/D Converter external reference input | | |
| PA2/AN2/ICPCK/ | PA2 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| OCDSCK | AN2 | PASR | AN | | A/D Converter external analog input | | |
| | ICPCK | _ | ST | _ | ICP clock pin | | |
| | OCDSCK | _ | ST | _ | OCDS clock pin, for EV chip only | | |
| | PA3 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| PA3/INT0/AN3 | INT0 | PASR IFS INTEG INTC0 | ST | _ | External Interrupt | | |
| | AN3 | PASR | AN | _ | A/D Converter external analog input | | |
| | PA4 | PAPU PAWU | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| PA4/INT0 | INT0 | IFS INTEG INTC0 | ST | _ | External Interrupt | | |
| PA5/AN1 | PA5 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| | AN1 | PASR | AN | _ | A/D Converter external analog input | | |
| | PA6 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| PA6/TC/PWMO | TC | PASR IFS | ST | _ | Timer/Event Counter clock input | | |
| | PWMO | PASR | _ | CMOS | PWM signal output | | |
| PA7/PWMO | PA7 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | |
| | PWMO | PASR | _ | CMOS | PWM signal output | | |
| PB0~PB5 | PB0~PB5 | PBPU | ST | CMOS | General purpose I/O. Register enabled pull-up. | | |
| VDD/AVDD | VDD | | PWR | _ | Digital positive power supply | | |
| V DDIAV DD | AVDD | _ | PWR | _ | Analog positive power supply | | |



HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU

| Pin Name | Function | ОРТ | I/T | O/T | Description |
|----------|----------|-----|-----|-----|---------------------------------------|
| VSS/AVSS | VSS | _ | PWR | _ | Digital negative power supply, ground |
| V33/AV33 | AVSS | _ | PWR | _ | Analog negative power supply, ground |

O/T: Output type; PWR: Power;

Legend: I/T: Input type;
OPT: Optional by register option; ST: Schmitt Trigger input;

CMOS: CMOS output;

AN: Analog signal.

HT66F0041/HT66V0041

| | H100F0041/H100V0041 | | | | | | | | |
|----------------|---------------------|-------------------------------|-----|------|--|--|--|--|--|
| Pin Name | Function | OPT | I/T | O/T | Description | | | | |
| PA0/PWM/ICPDA/ | PA0 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| OCDSDA | PWM | PASR | _ | CMOS | PWM signal output | | | | |
| | ICPDA | _ | ST | CMOS | ICP Data/Address pin | | | | |
| | OCDSDA | _ | ST | CMOS | OCDS Data/Address pin, for EV chip only | | | | |
| PA1/TC | PA1 | PAPU PAWU | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| | TC | IFS | ST | _ | Timer/Event Counter clock input | | | | |
| PA2/AN1/ICPCK/ | PA2 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| OCDSCK | AN1 | PASR | AN | _ | A/D Converter external analog input | | | | |
| | ICPCK | _ | ST | _ | ICP clock pin | | | | |
| | OCDSCK | _ | ST | _ | OCDS clock pin, for EV chip only | | | | |
| | PA3 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| PA3/TC/PWMB | TC | PASR IFS | ST | _ | Timer/Event Counter clock input | | | | |
| | PWMB | PASR | _ | CMOS | PWM signal inverting output | | | | |
| | PA4 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| PA4/INT0/AN0 | INT0 | PASR IFS INTEG INTC0 | ST | _ | External Interrupt | | | | |
| | AN0 | PASR | AN | _ | A/D Converter external analog input | | | | |
| PA5/VREF | PA5 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| | VREF | PASR | AN | _ | A/D Converter external reference input | | | | |
| | PA6 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. | | | | |
| PA6/INT1/AN2 | INT1 | PASR IFS INTEG INTC1 | ST | _ | External Interrupt | | | | |
| | AN2 | PASR | AN | _ | A/D Converter external analog input | | | | |

Rev. 1.20 12 November 06, 2019



| Pin Name | Function | OPT | I/T | O/T | Description |
|----------|----------|-----------------------|-----|------|--|
| PA7/AN3 | PA7 | PAPU PAWU PASR | ST | CMOS | General purpose I/O. Register enabled pull-up and wake-up. |
| | AN3 | PASR | AN | _ | A/D Converter external analog input |
| PB0~PB6 | PB0~PB6 | PBPU | ST | CMOS | General purpose I/O. Register enabled pull-up. |
| | PC0 | PCPU | ST | CMOS | General purpose I/O. Register enabled pull-up. |
| PC0/INT0 | INT0 | IFS INTEG INTC0 | ST | _ | External Interrupt |
| | PC1 | PCPU | ST | CMOS | General purpose I/O. Register enabled pull-up. |
| PC1/INT1 | INT1 | IFS INTEG INTC1 | ST | _ | External Interrupt |
| PC2 | PC2 | PCPU | ST | CMOS | General purpose I/O. Register enabled pull-up. |
| VDD/AVDD | VDD | _ | PWR | _ | Digital positive power supply |
| VDD/AVDD | AVDD | _ | PWR | _ | Analog positive power supply |
| VSS/AVSS | VSS | _ | PWR | _ | Digital negative power supply, ground |
| VSSIAVSS | AVSS | _ | PWR | _ | Analog negative power supply, ground |

Legend: I/T: Input type; O/T: Output type; OPT: Optional by register option; PWR: Power;

OPT: Optional by register option; PWR: Power; ST: Schmitt Trigger input; CMOS: CMOS output;

AN: Analog signal.

Absolute Maximum Ratings

| Supply Voltage | V _{SS} -0.3V to 6.0V |
|-------------------------|----------------------------------|
| Input Voltage | V_{SS} -0.3V to V_{DD} +0.3V |
| Storage Temperature | -50°C to 125°C |
| Operating Temperature | -40°C to 85°C |
| I _{OH} Total | -80mA |
| I _{OL} Total | 80mA |
| Total Power Dissipation | 500mW |

Note: These are stress ratings only. Stresses exceeding the range specified under "Absolute Maximum Ratings" may cause substantial damage to the devices. Functional operation of the devices at other conditions beyond those listed in the specification is not implied and prolonged exposure to extreme conditions may affect device reliability.

Rev. 1.20 13 November 06, 2019



D.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency, pin load conditions, temperature and program instruction type, etc., can all exert an influence on the measured values.

Operating Voltage Characteristics

Ta=-40°C~85°C

| Symbol | Parameter | Test Conditions | Min. | Тур. | Max. | Unit |
|-----------------|--------------------------|--|------|------|------|------|
| ., | Operating Voltage – HIRC | f _{SYS} =f _{HIRC} =8MHz | 1.8 | _ | 5.5 | V |
| V _{DD} | Operating Voltage – LIRC | f _{SYS} =f _{LIRC} =32kHz | 1.8 | _ | 5.5 | V |

Standby Current Characteristics

Ta=25°C, unless otherwise specified

| Sumb al | Ctandby Mada | | Test Conditions | Min. | Time | Max | Max. | Unit |
|------------------|-------------------|------------------------|---|---------|------|------|-------|------|
| Symbol | Standby Mode | V _{DD} | Conditions | IVIIII. | Тур. | Max. | @85°C | Unit |
| | SLEEP Mode | 1.8V | | _ | 0.08 | 0.11 | 1.30 | |
| | | 3V | WDT off | _ | 0.08 | 0.12 | 1.40 | μΑ |
| | | 5V | | _ | 0.15 | 0.29 | 2.20 | |
| | | 1.8V | | _ | 1.2 | 2.4 | 2.9 | |
| | | 3V | WDT on | _ | 1.5 | 3.0 | 3.6 | μΑ |
| 1. | | 5V | | _ | 3 | 5 | 6 | |
| I _{STB} | | 1.8V | | _ | 1.0 | 1.5 | 2.0 | |
| | IDLE0 Mode – LIRC | 3V | f _{SUB} on | _ | 2.5 | 4.0 | 6.0 | μΑ |
| | | 5V | | _ | 8 | 10 | 12 | |
| | | 1.8V | | _ | 0.6 | 1.2 | 1.6 | |
| | IDLE1 Mode – HIRC | 3V | f _{SUB} on, f _{SYS} =8MHz | _ | 0.8 | 1.6 | 2.0 | mΑ |
| | | | | _ | 1.0 | 2.0 | 2.5 | |

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Standby Current values are taken after a HALT instruction execution thus stopping all instruction execution.

Operating Current Characteristics

Ta=25°C, unless otherwise specified

| Cumbal | ymbol Operating Mode | | Test Conditions | Min. | Time | Max. | Max. | Unit |
|-----------------|----------------------|------------------------|-------------------------|---------|------|--------|-------|-------|
| Зушьог | Operating wode | V _{DD} | Conditions | IVIIII. | Тур. | IVIAX. | @85°C | Ullit |
| | | 1.8V | | _ | 8 | 16 | 16 | |
| | SLOW Mode - LIRC | 3V | f _{sys} =32kHz | _ | 10 | 20 | 20 | μA |
| | | 5V | | _ | 30 | 50 | 50 | |
| I _{DD} | | 1.8V | | _ | 0.6 | 1.0 | 1.0 | |
| | FAST Mode – HIRC | 3V | | _ | 0.8 | 1.2 | 1.2 | mA |
| | | 5V | | _ | 1.6 | 2.4 | 2.4 | |

Note: When using the characteristic table data, the following notes should be taken into consideration:

- 1. Any digital inputs are set in a non-floating condition.
- 2. All measurements are taken under conditions of no load and with all peripherals in an off state.
- 3. There are no DC current paths.
- 4. All Operating Current values are measured using a continuous NOP instruction program loop.

Rev. 1.20 14 November 06, 2019



A.C. Characteristics

For data in the following tables, note that factors such as oscillator type, operating voltage, operating frequency and temperature, etc., can all exert an influence on the measured values.

High Speed Internal Oscillator - HIRC - Frequency Accuracy

During the program writing operation the writer will trim the HIRC oscillator at a user selected HIRC frequency and user selected voltage of either 3V or 5V.

| Cumbal | Parameter | | Test Conditions | | | May | I I m i f |
|-------------------|--------------------------|-----------------|-----------------|-------|------|-------|-----------|
| Symbol | r ai ailletei | V _{DD} | Temp. | Min. | Тур. | Max. | Unit |
| | | 3V/5V | 25°C | -1% | 8 | +1% | |
| | | 30/30 | -40°C~85°C | -2% 8 | | +2% | |
| <u>,</u> | 8MHz Writer Trimmed HIRC | 0.01/ 5.51/ | 25°C | -2.5% | 8 | +2.5% | MHz |
| f _{HIRC} | Frequency | 2.2V~5.5V | -40°C~85°C | -3% | 8 | +3% | IVITZ |
| | 1.6 | 1 0\/. E E\/ | 25°C | -5% | 8 | +3% | |
| | | 1.8V~5.5V | -40°C~85°C | -10% | 8 | +5% | |


Note: 1. The 3V/5V values for V_{DD} are provided as these are the two selectable fixed voltages at which the HIRC frequency is trimmed by the writer.

2. The row below the 3V/5V trim voltage row is provided to show the values for the full V_{DD} range operating voltage. It is recommended that the trim voltage is fixed at 3V for application voltage ranges from 1.8V to 3.6V and fixed at 5V for application voltage ranges from 3.3V to 5.5V.

Low Speed Internal Oscillator - LIRC - Frequency Accuracy

| Cumbal | Parameter | Test | Conditions | Min. | Trees | Max. | Unit |
|-------------------|------------------------------|--------------------------|--------------|--------|-------|------|------|
| Symbol | Parameter | V _{DD} | Temperature | iviin. | Тур. | wax. | Unit |
| | LIRC Frequency (Writer Trim) | 3V/5V | 25°C | -1% | 32 | +1% | |
| | | 1.8V~3.6V | -10°C ~ 50°C | -4% | 32 | +4% | |
| | | (trim @ 3V) | -40°C ~ 85°C | -6% | 32 | +6% | |
| | | 3.3V~5.5V | -10°C ~ 50°C | -4% | 32 | +4% | |
| f _{LIRC} | LIRC Frequency | (trim @ 5V) | -40°C ~ 85°C | -6% | 32 | +6% | kHz |
| | | 2.2V~5.5V (trim @ 3V) | -40°C ~ 85°C | -6% | 32 | +6% | |
| | | 1.8V~5.5V (trim @ 3V) | -40°C ~ 85°C | -7% | 32 | +7% | |
| tstart | LIRC Start up Time | _ | -40°C ~ 85°C | _ | _ | 100 | μs |

Operating Frequency Characteristic Curves



Rev. 1.20 15 November 06, 2019



System Start Up Time Characteristics

Ta=-40°C~85°C

| Cumb al | Parameter | | Test Conditions | Min. | Time | Max | Unit |
|-------------------|--|-----------------|---|-------|------|------|-------------------|
| Symbol | Parameter | V _{DD} | Conditions | wiin. | Тур. | Max. | Unit |
| | System Start-up Time | _ | f _{SYS} =f _H ~f _H /64, f _H =f _{HIRC} | _ | 16 | _ | t _{HIRC} |
| | Wake-up from Condition where f _{SYS} is off | _ | f _{SYS} =f _{SUB} =f _{LIRC} | _ | 2 | _ | t _{LIRC} |
| | System Start-up Time | _ | $f_{SYS}=f_H\sim f_H/64$, $f_H=f_{HIRC}$ | _ | 2 | 3 | t _H |
| t _{sst} | Wake-up from Condition where f _{SYS} is on | _ | f _{SYS} =f _{SUB} =f _{LIRC} | _ | 2 | 3 | t _{SUB} |
| | System Speed Switch Time FAST to SLOW Mode or SLOW to FAST Mode | | f _{HIRC} switches from off to on | 14 | 16 | 18 | t _{HIRC} |
| | System Reset Delay Time Reset Source from Power-on Reset or LVR Hardware Reset | | RR _{POR} =5V/ms | 40 | 40 | F.4 | |
| t _{RSTD} | System Reset Delay Time Reset Source from WDTC/LVRC Software Reset | _ | _ | 42 | 48 | 54 | ms |
| | System Reset Delay Time Reset Source from WDT Overflow | | _ | 14 | 16 | 18 | ms |
| tsreset | Minimum Software Reset Width to Reset | _ | _ | 45 | 90 | 120 | μs |

- Note: 1. For the System Start-up time values, whether f_{SYS} is on or off depends upon the mode type and the chosen f_{SYS} system oscillator. Details are provided in the System Operating Modes section.
 - 2. The time units, shown by the symbols, t_{HIRC} , etc., are the inverse of the corresponding frequency values as provided in the frequency tables. For example $t_{HIRC} = 1/f_{HIRC}$, $t_{LIRC} = 1/f_{LIRC}$, etc.
 - 3. If the LIRC is used as the system clock and if it is off when in the SLEEP Mode, then an additional LIRC start up time, t_{START}, as provided in the LIRC frequency table, must be added to the t_{SST} time in the table above.
 - 4. The System Speed Switch Time is effectively the time taken for the newly activated oscillator to start up.

Input/Output Characteristics

Ta=-40°C~85°C

| Combal | Parameter | | Test Conditions | Min. | Tvn | Max. | Unit |
|--------|----------------------------------|----|-------------------------------------|---------|--------------|--------------------|-------|
| Symbol | raiametei | | Conditions | IVIIII. | Тур. | IVIAX. | Ullit |
| VIL | Input Low Voltage for I/O Ports | 5V | _ | 0.0 | _ | 1.5 | V |
| VIL | input Low voltage for 1/O Forts | _ | _ | 0.0 | _ | 0.2V _{DD} | |
| VIH | Input High Voltage for I/O Ports | 5V | _ | 3.5 | _ | 5.0 | V |
| VIH | Input High Voltage for 1/O Ports | _ | <u> </u> | | _ | V_{DD} | |
| | Sink Current for I/O Ports | 3V | Vol = 0.1Vpp | 5 | 10 | _ | mA |
| IoL | (HT66F0021/HT66F0031) | 5V | VOL-U. I VDD | 10 | 20 | _ | IIIA |
| IOL | Sink Current for I/O Ports | 3V | V ₀₁ =0.1V _{DD} | 16 | 32 | _ | mA |
| | (HT66F0041) | 5V | VOL-U. I VDD | 32 | 65 | _ | IIIA |
| 1 | Source Current for I/O Ports | 3V | VoH=0.9Vpp | -2.5 | - 5.0 | _ | mΛ |
| Іон | (HT66F0021/HT66F0031) | 5V | VOH-U.3VDD | -5 | -10 | _ | mA |

Rev. 1.20 16 November 06, 2019



| Comple al | Parameter | | Test Conditions | Min. | Trees | Max. | Unit |
|-------------------|---|-----------------|---|-------|-------|-------|------|
| Symbol | Parameter | V _{DD} | Conditions | wiin. | Тур. | wax. | Unit |
| | | 3V | V _{OH} =0.9V _{DD} , | -0.7 | -1.5 | _ | |
| | | 5V | SLEDCn[m+1,m]=00B (n=0 or 1, m=0, 2, 4 or 6) | -1.5 | -2.9 | _ | |
| | | 3V | V _{OH} =0.9V _{DD} , | -1.3 | -2.5 | _ | |
| | Source Current for I/O Ports | 5V | SLEDCn[m+1,m]=01B (n=0 or 1, m=0, 2, 4 or 6) | -2.5 | -5.1 | _ | mA |
| Іон | (HT66F0041) | 3V | V _{OH} =0.9V _{DD} , SLEDCn[m+1,m]=10В | -1.8 | -3.6 | _ | mA |
| | | 5V | (n=0 or 1, m=0, 2, 4 or 6) | -3.6 | -7.3 | _ | |
| | | 3V | V _{OH} =0.9V _{DD} , SLEDCn[m+1,m]=11B | -4 | -8 | _ | |
| | | 5V | (n=0 or 1, m=0, 2, 4 or 6) | -8 | -16 | _ | |
| | Pull-high Resistance for I/O Ports (1) | 3V | _ | 20 | 60 | 100 | kΩ |
| | (HT66F0021/HT66F0031) | 5V | _ | 10 | 30 | 50 | K12 |
| Rph | | 3V | LVPU=0, PxPU=FFH | 20 | 60 | 100 | |
| T PH | Pull-high Resistance for I/O Ports (1) | 5V | (Px: PA, PB, PC) | 10 | 30 | 50 | kΩ |
| | (HT66F0041) | 3V | LVPU=1, PxPU=FFH | 6.67 | 15.00 | 23.00 | K77 |
| | | 5V | (Px: PA, PB, PC) | 3.5 | 7.5 | 12.0 | |
| Ь | Pull-low Resistance for I/O Ports (2) | 3V | PB0~PB1 | 5 | 10 | 15 | kΩ |
| R _{PL} | (HT66F0041 only) | 5V | PBU~PBT | 5 | 10 | 15 | K12 |
| I _{LEAK} | Input Leakage Current for I/O Ports | 5V | $V_{IN}=V_{DD}$ (for I/O pins without R_{PL}) or $V_{IN}=V_{SS}$ | | _ | ±1 | μΑ |
| t _{TC} | TC Clock Input Minimum Pulse Width | _ | _ | 25 | _ | _ | ns |
| t _{INT} | Interrupt Input Pin Minimum Pulse Width | _ | _ | 0.3 | _ | _ | μs |

- Note: 1. The R_{PH} internal pull-high resistance value is calculated by connecting to ground and enabling the input pin with a pull-high resistor and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PH} value.
 - 2. The R_{PL} internal pull-low resistance value is calculated by connecting to V_{DD} and enabling the input pin with the pull-high resistor disabled and then measuring the pin current at the specified supply voltage level. Dividing the voltage by this measured current provides the R_{PL} value.

Memory Characteristics

Ta=-40°C~85°C, unless otherwise specified

| ia io e do g, amese sulermes specific | | | | | | | | | |
|---------------------------------------|--|------|-------------------------|---------|------|--------|-------|--|--|
| Symbol | bol Parameter | | Test Conditions | Min. | Turn | Max. | Unit | | |
| Symbol | | | Conditions | IVIIII. | Тур. | IVIAX. | Oilit | | |
| Flash Pr | ogram / Emulated EEPROM Memory | | | | | | | | |
| \ <u>'</u> | Operating Voltage for Read – Emulated EEPROM Memory | _ | _ | 1.8 | _ | 5.5 | V | | |
| | Operating Voltage for Erase/Write – Emulated EEPROM Memory | _ | _ | 4.5 | 5.0 | 5.5 | V | | |
| | Erase / Write Time – Flash Program Memory | 5.0V | Ta=25°C | _ | 2 | 3 | ms | | |
| | | _ | EWRTS[1:0]=00B, Ta=25°C | _ | 2 | 3 | | | |
| t _{DEW} | Erase / Write Cycle Time – Emulated | _ | EWRTS[1:0]=01B, Ta=25°C | _ | 4 | 6 | | | |
| | EEPROM Memory | _ | EWRTS[1:0]=10B, Ta=25°C | _ | 8 | 12 | ms | | |
| | | _ | EWRTS[1:0]=11B, Ta=25°C | _ | 16 | 24 | | | |
| E _P | Cell Endurance | _ | _ | 10K | _ | _ | E/W | | |
| t _{RETD} | ROM Data Retention Time | _ | Ta=25°C | _ | 40 | _ | Year | | |

Rev. 1.20 17 November 06, 2019



| Cumbal | Downwater | Test Conditions | | Min. | Tress | Max. | Unit | |
|------------------|----------------------------------|-----------------|----------------------|--------------------|-------|-------------|-------|--|
| Symbol Parameter | | V_{DD} | Conditions | IVIIII. | Тур. | IVIAX. | Ullit | |
| RAM Da | RAM Data Memory | | | | | | | |
| V_{DD} | Operating Voltage for Read/Write | _ | _ | V_{DDmin} | _ | V_{DDmax} | V | |
| V_{DR} | RAM Data Retention Voltage | _ | Device in SLEEP Mode | 1.0 | _ | _ | V | |

Note: The Emulated EEPROM erase/write operation can only be executed when the f_{SYS} clock frequency is equal to or greater than 2MHz.

LVR Electrical Characteristics

Ta=-40°C~85°C

| Symbol | Parameter | | Test Conditions | Min. | Tien | Max. | Unit |
|------------------|------------------------------------|----|------------------------------------|--------|------|------|------|
| | | | Conditions | iviin. | Тур. | wax. | Unit |
| V _{LVR} | Low Voltage Reset Voltage | _ | LVR enable, voltage select 1.7V | -5% | 1.7 | +5% | V |
| | 0 " 0 1 | 3V | IVD enable V =1.7V | _ | _ | 15 | |
| ILVRBG | Operating Current | 5V | LVR enable, V _{LVR} =1.7V | _ | 15 | 25 | μA |
| I _{LVR} | Additional Current for LVR Enable | 5V | _ | _ | _ | 25 | μA |
| t _{LVR} | Minimum Low Voltage Width to Reset | _ | _ | 120 | 240 | 480 | μs |

Internal Reference Voltage Characteristics

Ta=25°C

| Symbol | Parameter | | Test Conditions | Min. | Typ | Max. | Unit |
|------------------|---|----------|----------------------|---------|------|--------|-------|
| Symbol | Faranietei | V_{DD} | Conditions | IVIIII. | Typ. | IVIAX. | Oilit |
| I_{BG} | Additional Current for Bandgap Reference Enable | _ | VBGEN=1, LVR disable | _ | _ | 2 | μΑ |
| t _{BGS} | V _{BG} Turn-on Stable Time | _ | No load | _ | _ | 50 | μs |

Note: The V_{BG} voltage is used as the A/D converter internal OPA input.

A/D Converter Electrical Characteristics

Ta=-40°C~85°C

| Courada a L | Parameter | | Test Conditions | | | Mari | Unit |
|--------------------|---|------------------------|--|------|------|-----------|-------------------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| V _{DD} | Operating Voltage | _ | _ | 1.8 | _ | 5.5 | V |
| V _{ADI} | Input Voltage | _ | _ | 0 | _ | V_{REF} | V |
| V _{REF} | Reference Voltage | _ | _ | 1.6 | _ | V_{DD} | V |
| N _R | Resolution | _ | _ | _ | _ | 10 | Bit |
| DNL | Differential Non-linearity | _ | V _{REF} =V _{DD} , t _{ADCK} =0.5µs | -1.5 | _ | +1.5 | LSB |
| INL | Integral Non-linearity | _ | V _{REF} =V _{DD} , t _{ADCK} =0.5µs | -2 | _ | +2 | LSB |
| | | 1.8V | | _ | 300 | 420 | |
| I _{ADC} | Additional Current for A/D Converter Enable | 3V | No load, t _{ADCK} =0.5µs | _ | 340 | 500 | μA |
| | Litable | 5V | | _ | 500 | 700 | |
| tadck | Clock Period | _ | _ | 0.5 | _ | 10.0 | μs |
| t _{ON2ST} | A/D Converter On-to-Start Time | _ | _ | 4 | _ | _ | μs |
| t _{ADS} | Sampling Time | _ | _ | _ | 4 | _ | t _{ADCK} |
| t _{ADC} | Conversion Time (Including A/D Sampling and Hold Time) | _ | _ | _ | 14 | _ | tadck |

Rev. 1.20 18 November 06, 2019




| Complete L | Test Conditions | | Min | T | N4 | 11:4 | |
|------------------|---|------------------------|-------------|------|------|----------------------|------|
| Symbol | Parameter | V _{DD} | Conditions | Min. | Тур. | Max. | Unit |
| | Additional Current for OPA Enable | 3V | 3V No local | | 390 | 550 | μA |
| I _{PGA} | Additional Current for OPA Enable 5V No I | No load | _ | 500 | 650 | | |
| ., | ODA Mavimum Output Valtage Bange | 3V | 3V 5V | | _ | V _{DD} -0.1 | V |
| V _{OR} | OPA Maximum Output Voltage Range | 5V | | | _ | V _{DD} -0.1 | |
| V _{VR} | Fix Voltage Output of OPA | 1.8V~ 5.5V | _ | -5% | 1.6 | +5% | V |

Power-on Reset Characteristics

Ta=-40°C~85°C

| Cumb al | Parameter | Test Conditions | | Min. | Tvp. | Max. | Unit |
|------------------|---|-----------------|------------|--------|------|--------|------|
| Symbol | Parameter | V _{DD} | Conditions | iviin. | тур. | iviax. | Unit |
| V _{POR} | V _{DD} Start Voltage to Ensure Power-on Reset | _ | _ | _ | _ | 100 | mV |
| RRPOR | V _{DD} Rising Rate to Ensure Power-on Reset | _ | _ | 0.035 | _ | _ | V/ms |
| t _{POR} | Minimum Time for V _{DD} Stays at V _{POR} to Ensure Power-on Reset | _ | _ | 1 | _ | _ | ms |



System Architecture

A key factor in the high-performance features of the Holtek range of microcontrollers is attributed to their internal system architecture. The devices take advantage of the usual features found within RISC microcontrollers providing increased speed of operation and enhanced performance. The pipelining scheme is implemented in such a way that instruction fetching and instruction execution are overlapped, hence instructions are effectively executed in one cycle, with the exception of branch or call instructions which need one more cycle. An 8-bit wide ALU is used in practically all instruction set operations, which carries out arithmetic operations, logic operations, rotation, increment, decrement, branch decisions, etc. The internal data path is simplified by moving data through the Accumulator and the ALU. Certain internal registers are implemented in the Data Memory and can be directly or indirectly addressed. The simple addressing methods of these registers along with additional architectural features ensure that a minimum of external components is required to provide a functional I/O and A/D control system with maximum reliability and flexibility. This makes the devices suitable for low-cost, high-volume production for controller applications.

Clocking and Pipelining


The main system clock, derived from either a HIRC or LIRC oscillator is subdivided into four internally generated non-overlapping clocks, T1~T4. The Program Counter is incremented at the beginning of the T1 clock during which time a new instruction is fetched. The remaining T2~T4 clocks carry out the decoding and execution functions. In this way, one T1~T4 clock cycle forms one instruction cycle. Although the fetching and execution of instructions takes place in consecutive

Rev. 1.20 19 November 06, 2019



instruction cycles, the pipelining structure of the microcontroller ensures that instructions are effectively executed in one instruction cycle. The exception to this are instructions where the contents of the Program Counter are changed, such as subroutine calls or jumps, in which case the instruction will take one more instruction cycle to execute.

For instructions involving branches, such as jump or call instructions, two machine cycles are required to complete instruction execution. An extra cycle is required as the program takes one cycle to first obtain the actual jump or call address and then another cycle to actually execute the branch. The requirement for this extra cycle should be taken into account by programmers in timing sensitive applications.



System Clocking and Pipelining



Instruction Fetching

Program Counter

During program execution, the Program Counter is used to keep track of the address of the next instruction to be executed. It is automatically incremented by one each time an instruction is executed except for instructions, such as "JMP" or "CALL" that demand a jump to a non-consecutive Program Memory address. Only the lower 8 bits, known as the Program Counter Low Register, are directly addressable by the application program.

When executing instructions requiring jumps to non-consecutive addresses such as a jump instruction, a subroutine call, interrupt or reset, etc., the microcontroller manages program control by loading the required address into the Program Counter. For conditional skip instructions, once the condition has been met, the next instruction, which has already been fetched during the present instruction execution, is discarded and a dummy cycle takes its place while the correct instruction is obtained.

| Device | Program Counter | | | |
|---------------------|---------------------------|--------------|--|--|
| Device | Program Counter High Byte | PCL Register | | |
| HT66F0021/HT66F0031 | PC9~PC8 | PCL7~PCL0 | | |
| HT66F0041 | PC10~PC8 | PCL7~PCL0 | | |

Program Counter

Rev. 1.20 20 November 06, 2019




The lower byte of the Program Counter, known as the Program Counter Low register or PCL, is available for program control and is a readable and writeable register. By transferring data directly into this register, a short program jump can be executed directly; however, as only this low byte is available for manipulation, the jumps are limited to the present page of memory that is 256 locations. When such program jumps are executed it should also be noted that a dummy cycle will be inserted. Manipulating the PCL register may cause program branching, so an extra cycle is needed to pre-fetch.


Stack

This is a special part of the memory which is used to save the contents of the Program Counter only. The stack, organized into multiple levels, is neither part of the data nor part of the program space, and is neither readable nor writeable. The activated level is indexed by the Stack Pointer, and is neither readable nor writeable. At a subroutine call or interrupt acknowledge signal, the contents of the Program Counter are pushed onto the stack. At the end of a subroutine or an interrupt routine, signaled by a return instruction, RET or RETI, the Program Counter is restored to its previous value from the stack. After a device reset, the Stack Pointer will point to the top of the stack.

If the stack is full and an enabled interrupt takes place, the interrupt request flag will be recorded but the acknowledge signal will be inhibited. When the Stack Pointer is decremented, by RET or RETI, the interrupt will be serviced. This feature prevents stack overflow allowing the programmer to use the structure more easily. However, when the stack is full, a CALL subroutine instruction can still be executed which will result in a stack overflow. Precautions should be taken to avoid such cases which might cause unpredictable program branching.

If the stack is overflow, the first Program Counter save in the stack will be lost.





Arithmetic and Logic Unit - ALU

The arithmetic-logic unit or ALU is a critical area of the microcontroller that carries out arithmetic and logic operations of the instruction set. Connected to the main microcontroller data bus, the ALU receives related instruction codes and performs the required arithmetic or logical operations after which the result will be placed in the specified register. As these ALU calculation or operations may result in carry, borrow or other status changes, the status register will be correspondingly updated to reflect these changes. The ALU supports the following functions:

- · Arithmetic operations: ADD, ADDM, ADC, ADCM, SUB, SUBM, SBC, SBCM, DAA
- Logic operations: AND, OR, XOR, ANDM, ORM, XORM, CPL, CPLA
- Rotation: RRA, RR, RRCA, RRC, RLA, RL, RLCA, RLC
- · Increment and Decrement: INCA, INC, DECA, DEC
- Branch decision: JMP, SZ, SZA, SNZ, SIZ, SDZ, SIZA, SDZA, CALL, RET, RETI

Rev. 1.20 21 November 06, 2019




Flash Program Memory

The Program Memory is the location where the user code or program is stored. For the devices the Program Memory is Flash type, which means it can be programmed and re-programmed a large number of times, allowing the user the convenience of code modification on the same device. By using the appropriate programming tools, the Flash devices offer users the flexibility to conveniently debug and develop their applications while also offering a means of field programming and updating.

Structure

The Program Memory has a capacity of $1K\times14$ bits to $2K\times14$ bits. The Program Memory is addressed by the Program Counter and also contains data, table information and interrupt entries. Table data, which can be set in any location within the Program Memory, is addressed by a separate table pointer register.

| Device | Capacity |
|---------------------|----------|
| HT66F0021/HT66F0031 | 1K×14 |
| HT66F0041 | 2K×14 |



Program Memory Structure

Special Vectors

Within the Program Memory, certain locations are reserved for the reset and interrupts. The location 000H is reserved for use by the device reset for program initialisation. After a device reset is initiated, the program will jump to this location and begin execution.

Look-up Table

Any location within the Program Memory can be defined as a look-up table where programmers can store fixed data. To use the look-up table, the table pointer must first be configured by placing the address of the look up data to be retrieved in the table pointer registers, TBLP and TBHP. These registers define the total address of the look-up table.

After setting up the table pointer, the table data can be retrieved from the Program Memory using the "TABRD [m]" or "TABRDL[m]" instructions respectively. When the instruction is executed, the lower order table byte from the Program Memory will be transferred to the user defined Data Memory register [m] as specified in the instruction. The higher order table data byte from the Program Memory will be transferred to the TBLH special register. Any unused bits in this transferred higher order byte will be read as "0".

Rev. 1.20 22 November 06, 2019



The accompanying diagram illustrates the addressing data flow of the look-up table.




Table Program Example

The following example shows how the table pointer and table data is defined and retrieved from the microcontrollers. This example uses raw table data located in the Program Memory which is stored there using the ORG statement. The value at this ORG statement is "300H" which refers to the start address of the last page within the 1K Program Memory of the HT66F0021/0031. The table pointer low byte register is set here to have an initial value of "06H". This will ensure that the first data read from the data table will be at the Program Memory address "306H" or 6 locations after the start of the last page. Note that the value for the table pointer is referenced to the specific address pointed by the TBLP and TBHP registers if the "TABRD [m]" instruction is being used. The high byte of the table data which in this case is equal to zero will be transferred to the TBLH register automatically when the "TABRD [m]" instruction is executed.

Because the TBLH register is a read-only register and cannot be restored, care should be taken to ensure its protection if both the main routine and Interrupt Service Routine use table read instructions. If using the table read instructions, the Interrupt Service Routines may change the value of the TBLH and subsequently cause errors if used again by the main routine. As a rule it is recommended that simultaneous use of the table read instructions should be avoided. However, in situations where simultaneous use cannot be avoided, the interrupts should be disabled prior to the execution of any main routine table-read instructions. Note that all table related instructions require two instruction cycles to complete their operation.

Table Read Program Example

```
tempreg1 db ? ; temporary register #1
tempreg2 db ? ; temporary register #2
               ; initialise low table pointer - note that this address is referenced
mov a,06h
mov tblp,a
               ; to the last page or the page that thhp pointed
               ; initialise high table pointer
mov a.03h
mov tbhp,a
tabrd tempreq1; transfers value in table referenced by table pointer,
               ; data at program memory address "306H" transferred to tempreg1 and TBLH
               ; reduce value of table pointer by one
dec tblp
tabrd tempreg2 ; transfers value in table referenced by table pointer,
               ; data at program memory address "305H" transferred to tempreg2 and TBLH
               ; in this example the data "1AH" is transferred to tempreg1 and data "OFH"
               ; to register tempreg2
               ; the value "OOH" will be transferred to the high byte register TBLH
org 300h
               ; sets initial address of program memory
dc 00Ah, 00Bh, 00Ch, 00Dh, 00Eh, 00Fh, 01Ah, 01Bh
```



In Circuit Programming - ICP


The provision of Flash type Program Memory provides the user with a means of convenient and easy upgrades and modifications to their programs on the same device.

As an additional convenience, Holtek has provided a means of programming the microcontrollers in-circuit using a 4-pin interface. This provides manufacturers with the possibility of manufacturing their circuit boards complete with a programmed or un-programmed microcontroller, and then programming or upgrading the program at a later stage. This enables product manufacturers to easily keep their manufactured products supplied with the latest program releases without removal and re-insertion of the devices.

| Holtek Writer Pins | MCU Programming Pins | Pin Description |
|--------------------|----------------------|---------------------------------|
| ICPDA | PA0 | Programming Serial Data/Address |
| ICPCK | PA2 | Programming Clock |
| VDD | VDD | Power Supply |
| VSS | VSS | Ground |

The Program Memory can be programmed serially in-circuit using this 4-wire interface. Data is downloaded and uploaded serially on a single pin with an additional line for the clock. Two additional lines are required for the power supply. The technical details regarding the in-circuit programming of the devices is beyond the scope of this document and will be supplied in supplementary literature.

During the programming process, the user must take care of the ICPDA and ICPCK pins for data and clock programming purposes to ensure that no other outputs are connected to these two pins.



Note: * may be resistor or capacitor. The resistance of * must be greater than $1k\Omega$ or the capacitance of * must be less than 1nF.

On-Chip Debug Support - OCDS

There is an EV chip named HT66V00x1 which is used to emulate the HT66F00x1 device. The EV chip device also provides an "On-Chip Debug" function to debug the real MCU device during the development process. The EV chip and the real MCU device are almost functionally compatible except for "On-Chip Debug" function. Users can use the EV chip device to emulate the real chip device behavior by connecting the OCDSDA and OCDSCK pins to the Holtek HT-IDE development tools. The OCDSDA pin is the OCDS Data/Address input/output pin while the OCDSCK pin is the OCDS clock input pin. When users use the EV chip for debugging, other functions which are shared with the OCDSDA and OCDSCK pins in the device will have no effect in the EV chip.

Rev. 1.20 24 November 06, 2019



However, the two OCDS pins which are pin-shared with the ICP programming pins are still used as the Flash Memory programming pins for ICP. For more detailed OCDS information, refer to the corresponding document named "Holtek e-Link for 8-bit MCU OCDS User's Guide".

| Holtek e-Link Pins | EV Chip Pins | Pin Description |
|--------------------|--------------|---|
| OCDSDA | OCDSDA | On-Chip Debug Support Data/Address input/output |
| OCDSCK | OCDSCK | On-Chip Debug Support Clock input |
| VDD | VDD | Power Supply |
| VSS | VSS | Ground |


Data Memory

The Data Memory is a volatile area of 8-bit wide RAM internal memory and is the location where temporary information is stored.

Structure

Categorised into two types, the first of these is an area of RAM, known as the Special Function Data Memory. These registers have fixed locations and are necessary for correct operation of the devices. Many of these registers can be read from and written to directly under program control, however, some remain protected from user manipulation. The second area of Data Memory is known as the General Purpose Data Memory, which is reserved for general purpose use. All locations within this area are read and write accessible under program control.

The start address of the Data Memory for the devices is 00H. The address range of the Special Purpose Data Memory for the devices is from 00H to 3FH while the address range of the General Purpose Data Memory is from 40H to 7FH.



Data Memory Structure

General Purpose Data Memory


All microcontroller programs require an area of read/write memory where temporary data can be stored and retrieved for use later. It is this area of RAM memory that is known as General Purpose Data Memory. This area of Data Memory is fully accessible by the user programing for both reading and writing operations. By using the bit operation instructions individual bits can be set or reset under program control giving the user a large range of flexibility for bit manipulation in the Data Memory.

Rev. 1.20 25 November 06, 2019



Special Purpose Data Memory

This area of Data Memory is where registers, necessary for the correct operation of the microcontroller, are stored. Most of the registers are both readable and writeable but some are protected and are readable only, the details of which are located under the relevant Special Function Register section. Note that for locations that are unused, any read instruction to these addresses will return the value "00H".



Special Purpose Data Memory

Rev. 1.20 26 November 06, 2019



Special Function Register Description

Most of the Special Function Register details will be described in the relevant functional section; however several registers require a separate description in this section.

Indirect Addressing Register - IAR0

The Indirect Addressing Register, IAR0, although having its location in normal RAM register space, does not actually physically exist as normal registers. The method of indirect addressing for RAM data manipulation uses this Indirect Addressing Register and Memory Pointer, in contrast to direct memory addressing, where the actual memory address is specified. Actions on the IAR0 register will result in no actual read or write operation to this register but rather to the memory location specified by the corresponding Memory Pointer, MP0. Acting as a pair, IAR0 and MP0 can together access data from Bank 0. As the Indirect Addressing Register is not physically implemented, reading the Indirect Addressing Register will return a result of "00H" and writing to the register will result in no operation.

Memory Pointer - MP0

One Memory Pointer, known as MP0 is provided. This Memory Pointer is physically implemented in the Data Memory and can be manipulated in the same way as normal registers providing a convenient way with which to address and track data. When any operation to the Indirect Addressing Register is carried out, the actual address that the microcontroller is directed to is the address specified by the Memory Pointer. MP0, together with the Indirect Addressing Register, IAR0, are used to access data from Bank 0.

The following example shows how to clear a section of four Data Memory locations already defined as locations adres1 to adres4.

Indirect Addressing Program Example

```
data .section 'data'
adres1 db?
adres2 db ?
adres3 db?
adres4 db?
block db?
code .section at 0 'code'
org 00h
start:
     mov a, 04h
                                 ; set size of block
    mov block, a
    mov a, offset adres1
                                 ; Accumulator loaded with first RAM address
                                 ; set memory pointer with first RAM address
     mov MPO, a
loop:
     clr IAR0
                                 ; clear the data at address defined by MPO
     inc MPO
                                 ; increase memory pointer
     sdz block
                                 ; check if last memory location has been cleared
     jmp loop
```

The important point to note here is that in the examples shown above, no reference is made to specific Data Memory addresses.



Accumulator - ACC

The Accumulator is central to the operation of any microcontroller and is closely related with operations carried out by the ALU. The Accumulator is the place where all intermediate results from the ALU are stored. Without the Accumulator it would be necessary to write the result of each calculation or logical operation such as addition, subtraction, shift, etc., to the Data Memory resulting in higher programming and timing overheads. Data transfer operations usually involve the temporary storage function of the Accumulator; for example, when transferring data between one user-defined register and another, it is necessary to do this by passing the data through the Accumulator as no direct transfer between two registers is permitted.

Program Counter Low Register - PCL

To provide additional program control functions, the low byte of the Program Counter is made accessible to programmers by locating it within the Special Purpose area of the Data Memory. By manipulating this register, direct jumps to other program locations are easily implemented. Loading a value directly into this PCL register will cause a jump to the specified Program Memory location, however, as the register is only 8-bit wide, only jumps within the current Program Memory page are permitted. When such operations are used, note that a dummy cycle will be inserted.

Look-up Table Registers - TBLP, TBHP, TBLH

These three special function registers are used to control operation of the look-up table which is stored in the Program Memory. TBLP and TBHP are the table pointers and indicate the location where the table data is located. Their value must be set before any table read commands are executed. Their value can be changed, for example using the "INC" or "DEC" instructions, allowing for easy table data pointing and reading. TBLH is the location where the high order byte of the table data is stored after a table read data instruction has been executed. Note that the lower order table data byte is transferred to a user defined location.

Status Register - STATUS

This 8-bit register contains the zero flag (Z), carry flag (C), auxiliary carry flag (AC), overflow flag (OV), power down flag (PDF), and watchdog time-out flag (TO). These arithmetic/logical operation and system management flags are used to record the status and operation of the microcontroller.

With the exception of the TO and PDF flags, bits in the status register can be altered by instructions like most other registers. Any data written into the status register will not change the TO or PDF flag. In addition, operations related to the status register may give different results due to the different instruction operations. The TO flag can be affected only by a system power-up, a WDT time-out or by executing the "CLR WDT" or "HALT" instruction. The PDF flag is affected only by executing the "HALT" or "CLR WDT" instruction or during a system power-up.

The Z, OV, AC and C flags generally reflect the status of the latest operations.

- C is set if an operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation; otherwise C is cleared. C is also affected by a rotate through carry instruction.
- AC is set if an operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction; otherwise AC is cleared.
- Z is set if the result of an arithmetic or logical operation is zero; otherwise Z is cleared.
- OV is set if an operation results in a carry into the highest-order bit but not a carry out of the highest-order bit, or vice versa; otherwise OV is cleared.

Rev. 1.20 28 November 06, 2019



- PDF is cleared by a system power-up or executing the "CLR WDT" instruction. PDF is set by executing the "HALT" instruction.
- TO is cleared by a system power-up or executing the "CLR WDT" or "HALT" instruction. TO is set by a WDT time-out.

In addition, on entering an interrupt sequence or executing a subroutine call, the status register will not be pushed onto the stack automatically. If the contents of the status registers are important and if the subroutine can corrupt the status register, precautions must be taken to correctly save it.

STATUS Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|----|-----|-----|-----|-----|-----|
| Name | _ | _ | TO | PDF | OV | Z | AC | С |
| R/W | _ | _ | R | R | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | Х | х | Х | Х |

"x": unknown

Bit 7~6 Unimplemented, read as "0"

Bit 5 TO: Watchdog Time-out flag

0: After power up or executing the "CLR WDT" or "HALT" instruction

1: A watchdog time-out occurred

Bit 4 **PDF**: Power down flag

0: After power up or executing the "CLR WDT" instruction

1: By executing the "HALT" instruction

Bit 3 **OV**: Overflow flag

0: No overflow

1: An operation results in a carry into the highest-order bit but not a carry out of the highest-order bit or vice versa.

Bit 2 Z: Zero flag

0: The result of an arithmetic or logical operation is not zero

1: The result of an arithmetic or logical operation is zero

Bit 1 AC: Auxiliary flag

0: No auxiliary carry

1: An operation results in a carry out of the low nibbles in addition, or no borrow from the high nibble into the low nibble in subtraction

Bit 0 C: Carry flag

0: No carry-out

1: An operation results in a carry during an addition operation or if a borrow does not take place during a subtraction operation

The "C" flag is also affected by a rotate through carry instruction.



Emulated EEPROM Data Memory

These devices contain an Emulated EEPROM Data Memory, which is by its nature a non-volatile form of re-programmable memory, with data retention even when its power supply is removed. By incorporating this kind of data memory, a whole new host of application possibilities are made available to the designer. The availability of the Emulated EEPROM storage allows information such as product identification numbers, calibration values, specific user data, system setup data or other product information to be stored directly within the product microcontroller.

Emulated EEPROM Data Memory Structure

The Emulated EEPROM Data Memory capacity is 32×14 bits for the devices. The Emulated EEPROM Erase operation is carried out in a page format while the Write and Read operations are carried out in a word format. The page size is assigned with a capacity of 16 words. Note that the Erase operation should be executed before the Write operation is executed.

| Operations | Format |
|-----------------------------|---------------|
| Erase | 16 words/page |
| Write | 1 word/time |
| Read | 1 word/time |
| Note: Page size = 16 words. | |

Emulated EEPROM Erase/Write/Read Format - HT66F0021/HT66F0031

| Operations | Format |
|-----------------------------|---------------|
| Erase | 16 words/page |
| Write | 4 words/time |
| Read | 1 word/time |
| Note: Page size = 16 words. | |

Emulated EEPROM Erase/Write/Read Format - HT66F0041

| Erase Page | EAR4 | EAR [3:0] |
|------------|------|-----------|
| 0 | 0 | xxxx |
| 1 | 1 | xxxx |

"x": don't care

Erase Page Number and Selection

| Write Unit | EAR[4:2] | EAR [1:0] |
|------------|----------|-----------|
| 0 | 000 | xx |
| 1 | 001 | XX |
| 2 | 010 | xx |
| 3 | 011 | XX |
| 4 | 100 | xx |
| 5 | 101 | XX |
| 6 | 110 | xx |
| 7 | 111 | XX |

"x": don't care

Write Unit Number and Selection - HT66F0041

Emulated EEPROM Registers

Several registers control the overall operation of the Emulated EEPROM Data Memory. These are the address register, EAR, the data registers, EDL/EDH or ED0L/ED0H \sim ED3L/ED3H, and a single control register, ECR.

Rev. 1.20 30 November 06, 2019



| Register | | Bit | | | | | | | | | |
|----------|--------|--------|-------|------|-------|------|-------|------|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| EAR | _ | _ | _ | EAR4 | EAR3 | EAR2 | EAR1 | EAR0 | | | |
| EDL | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | |
| EDH | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 | | | |
| ECR | EWRTS1 | EWRTS0 | EEREN | EER | EWREN | EWR | ERDEN | ERD | | | |

Emulated EEPROM Register List – HT66F0021/HT66F0031

| Register | | | | В | it | | | |
|----------|--------|--------|-------|------|-------|------|-------|------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| EAR | _ | _ | _ | EAR4 | EAR3 | EAR2 | EAR1 | EAR0 |
| ED0L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| ED0H | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| ED1L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| ED1H | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| ED2L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| ED2H | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| ED3L | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| ED3H | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| ECR | EWRTS1 | EWRTS0 | EEREN | EER | EWREN | EWR | ERDEN | ERD |

Emulated EEPROM Register List - HT66F0041

• EAR Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|------|------|------|------|------|
| Name | _ | _ | _ | EAR4 | EAR3 | EAR2 | EAR1 | EAR0 |
| R/W | _ | _ | _ | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 Unimplemented, read as "0"

Bit $4\sim0$ **EAR4~EAR0**: Emulated EEPROM address bit $4\sim$ bit 0

• EDL Register – HT66F0021/HT66F0031

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: Emulated EEPROM data bit $7 \sim \text{bit } 0$

• EDH Register – HT66F0021/HT66F0031

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D13~D8**: Emulated EEPROM data bit 13 ~ bit 8

Rev. 1.20 31 November 06, 2019



• ED0L Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The first Emulated EEPROM data bit $7 \sim \text{bit } 0$

• ED0H Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit $5\sim0$ **D13\simD8**: The first Emulated EEPROM data bit $13\sim$ bit 8

• ED1L Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The second Emulated EEPROM data bit $7 \sim \text{bit } 0$

• ED1H Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D13~D8**: The second Emulated EEPROM data bit 13 ~ bit 8

• ED2L Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The third Emulated EEPROM data bit $7 \sim$ bit 0

• ED2H Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit $5\sim0$ **D13\simD8**: The third Emulated EEPROM data bit $13\sim$ bit 8

Rev. 1.20 32 November 06, 2019



• ED3L Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7~D0**: The fourth Emulated EEPROM data bit $7 \sim \text{bit } 0$

• ED3H Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-----|-----|-----|-----|-----|-----|
| Name | _ | _ | D13 | D12 | D11 | D10 | D9 | D8 |
| R/W | _ | _ | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | _ | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5~0 **D13~D8**: The fourth Emulated EEPROM data bit 13 ~ bit 8

ECR Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|-------|-----|-------|-----|-------|-----|
| Name | EWRTS1 | EWRTS0 | EEREN | EER | EWREN | EWR | ERDEN | ERD |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 **EWRTS1~EWRTS0**: Emulated EEPROM Erase/Write time selection

00: 2ms 01: 4ms 10: 8ms 11: 16ms

Bit 5 **EEREN**: Emulated EEPROM Erase enable

0: Disable 1: Enable

This bit is used to enable the Emulated EEPROM erase function and must be set high before erase operations are carried out. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM erase operations.

Bit 4 EER: Emulated EEPROM Erase control

0: Erase cycle has finished

1: Activate an erase cycle

When this bit is set high by the application program, an erase cycle will be activated. This bit will be automatically reset to zero by the hardware after the erase cycle has finished. Setting this bit high will have no effect if the EEREN has not first been set high.

Bit 3 **EWREN**: Emulated EEPROM Write enable

0: Disable

1: Enable

This bit is used to enable the Emulated EEPROM write function and must be set high before write operations are carried out. This bit will be automatically reset to zero by the hardware after the write cycle has finished. Clearing this bit to zero will inhibit the Emulated EEPROM write operations.

Bit 2 **EWR**: Emulated EEPROM Write control

0: Write cycle has finished

1: Activate a write cycle

When this bit is set high by the application program, a write cycle will be activated. This bit will be automatically reset to zero by the hardware after the write cycle has



HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU

finished. Setting this bit high will have no effect if the EWREN has not first been set high.

Bit 1 **ERDEN**: Emulated EEPROM Read enable

0: Disable 1: Enable

This bit is used to enable the Emulated EEPROM read function and must be set high before read operations are carried out. Clearing this bit to zero will inhibit the Emulated EEPROM read operations.

Bit 0 ERD: Emulated EEPROM Read control

0: Read cycle has finished1: Activate a read cycle

When this bit is set high by the application program, a read cycle will be activated. This bit will be automatically reset to zero by the hardware after the read cycle has finished. Setting this bit high will have no effect if the ERDEN has not first been set high.

Note: 1. The EEREN, EER, EWREN, EWR, ERDEN and ERD cannot be set to "1" at the same time in one instruction.

- Note that the CPU will be stopped when a read, write or erase operation is successfully activated.
- 3. Ensure that the f_{SYS} clock frequency is equal to or greater than 2MHz and the f_{SUB} clock is stable before executing the erase or write operation.
- 4. Ensure that the read, write or erase operation is totally complete before executing other operations.

Erasing the Emulated EEPROM

For Emulated EEPROM erase operation the desired erase page address should first be placed in the EAR register. The number of the page erase operation is 16 words per page, therefore, the available page erase address is only specified by the EAR4 bit in the EAR register and the content of EAR3~EAR0 in the EAR register is not used to specify the page address. To erase the Emulated EEPROM page, the EEREN bit in the ECR register must first be set high to enable the erase function. After this the EER bit in the ECR register must be immediately set high to initiate an erase cycle. These two instructions must be executed in two consecutive instruction cycles to activate an erase operation successfully. The global interrupt bit EMI should also first be cleared before implementing any erase operations, and then set high again after the a valid erase activation procedure has completed. Note that the CPU will be stopped when an erase operation is successfully activated. When the erase cycle terminates, the CPU will resume executing the application program. And the EER bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been erased. The Emulated EEPROM erased page content will all be zero after an erase operation.

Writing Data to the Emulated EEPROM

For Emulated EEPROM write operation, the data should first be placed in the EDH/EDL or ED0L/ED0H ~ ED3L/ED3H registers, and the desired write address in the EAR register. For the HT66F0021 and HT66F0031 devices, the number of the write operation is 1 word each time thus the wirte address is specified by all the bits of the EAR register. However for the HT66F0041 device, the number of the write operation is 4 words each time, therefore, the available write unit address is only specified by the EAR4~EAR2 bits in the EAR register and the content of EAR1~EAR0 in the EAR register is not used to specify the unit address.

To write data to the Emulated EEPROM, the EWREN bit in the ECR register must first be set high to enable the write function. After this the EWR bit in the ECR register must be immediately set high to initiate a write cycle. These two instructions must be executed in two consecutive instruction

Rev. 1.20 34 November 06, 2019



cycles to activate a write operation successfully. The global interrupt bit EMI should also first be cleared before implementing any write operations, and then set high again after a valid write activation procedure has completed. Note that the CPU will be stopped when a write operation is successfully activated. When the write cycle terminates, the CPU will resume executing the application program. And the EWR bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been written to the Emulated EEPROM.

Reading Data from the Emulated EEPROM

For Emulated EEPROM read operation the desired read address should first be placed in the EAR register. To read data from the Emulated EEPROM, the ERDEN bit in the ECR register must first be set high to enable the read function. After this a read cycle will be initiated if the ERD bit in the ECR register is now set high. Note that the CPU will be stopped when the read operation is successfully activated. When the read cycle terminates, the CPU will resume executing the application program. And the ERD bit will be automatically cleared to zero by the microcontroller, informing the user that the data has been read from the Emulated EEPROM. Then the data can be read from the EDH/EDL or ED0H/ED0L data register pair by application program. The data will remain in the data register pair until another read, write or erase operation is executed.

Programming Considerations

Care must be taken that data is not inadvertently written to the Emulated EEPROM. Protection can be enhanced by ensuring that the Write Enable bit is normally cleared to zero when not writing. Although certainly not necessary, consideration might be given in the application program to the checking of the validity of new write data by a simple read back process. When writing or erasing data the EWR or EER bit must be set high immediately after the EWREN or EEREN bit has been set high, to ensure the write or erase cycle executes correctly. The global interrupt bit EMI should also be cleared before a write or erase cycle is executed and then set again after a valid write or erase activation procedure has completed. Note that the device should not enter the IDLE or SLEEP mode until Emulated EEPROM read, write or erase operation is totally complete. Otherwise, Emulated EEPROM read, write or erase operation will fail.

Programming Examples

Erase a Data Page of the Emulated EEPROM - polling method

```
MOV A, EEPROM ADRES
                         ; user-defined page
MOV EAR, A
MOV A, 00H
                         ; Erase time=2ms (40H for 4ms, 80H for 8ms, C0H for 16ms)
MOV ECR, A
CLR EMI
SET EEREN
                         ; set EEREN bit, enable erase operation
SET EER
                         ; start Erase Cycle - set EER bit - executed immediately after
                         ; setting EEREN bit
SET EMI
BACK:
                         ; check for erase cycle end
SZ EER
JMP BACK
```

Writing Data to the Emulated EEPROM - polling method

```
MOV A, EEPROM_ADRES ; user-defined address

MOV EAR, A

MOV A, EEPROM_DATA_L ; user-defined data, for the HT66F0041 device, the 4 words of ; user-defined data are written to EDOL/EDOH ~ ED3L/ED3H
```



```
MOV EDL, A
MOV A, EEPROM DATA H
MOV EDH, A
MOV A, 00H
                         ; Write time=2ms (40H for 4ms, 80H for 8ms, COH for 16ms)
MOV ECR, A
CLR EMI
SET EWREN
                         ; set EWREN bit, enable write operation
SET EWR
                         ; start Write Cycle - set EWR bit - executed immediately after
                         ; setting EWREN bit
SET EMI
BACK:
                         ; check for write cycle end
SZ
    EWR
JMP BACK
```

Reading Data from the Emulated EEPROM - polling method

```
MOV A, EEPROM ADRES
                        ; user defined address
MOV EAR, A
SET ERDEN
                        ; set ERDEN bit, enable read operation
                         ; start Read Cycle - set ERD bit
SET ERD
BACK:
SZ
                         ; check for read cycle end
    ERD
JMP BACK
CLR ECR
                         ; disable Emulated EEPROM read if no more read operations
                         ; are required
MOV A, EDL
                         ; move read data to user-defined register, for the HT66F0041
                         ; device, the read data is located in the EDOL/EDOH
MOV READ DATA L, A
MOV A, EDH
MOV READ DATA H, A
```

Note: For each read operation, the address register should be re-specified followed by setting the ERD bit high to activate a read cycle even if the target address is consecutive.

Oscillators

Various oscillator options offer the user a wide range of functions according to their various application requirements. The flexible features of the oscillator functions ensure that the best optimisation can be achieved in terms of speed and power saving. Oscillator operations are selected through the relevant control registers.

Oscillator Overview

In addition to being the source of the main system clock the oscillators also provide clock sources for the Watchdog Timer and Time Base Interrupt. The fully integrated internal oscillators, requiring no external components, are provided to form a wide range of both fast and slow system oscillators. The higher frequency oscillator provides higher performance but carry with it the disadvantage of higher power requirements, while the opposite is of course true for the lower frequency oscillator. With the capability of dynamically switching between fast and slow system clock, the devices have the flexibility to optimize the performance/power ratio, a feature especially important in power sensitive portable applications.

| Туре | Name | Frequency |
|------------------------|------|-----------|
| Internal High Speed RC | HIRC | 8MHz |
| Internal Low Speed RC | LIRC | 32kHz |


Oscillator Types

Rev. 1.20 36 November 06, 2019



System Clock Configurations

There are two oscillator sources, one high speed oscillator and one low speed oscillator. The high speed system clock is sourced from the internal 8MHz RC oscillator, HIRC. The low speed oscillator is the internal 32kHz RC oscillator, LIRC. Selecting whether the low or high speed oscillator is used as the system oscillator is implemented using the CKS2~CKS0 bits in the SCC register and the system clock can be dynamically selected.



System Clock Configurations

Internal High Speed RC Oscillator - HIRC

The internal RC oscillator is a fully integrated system oscillator requiring no external components. The internal RC oscillator has one fixed frequency of 8MHz. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised. Note that this internal system clock option requires no external pins for its operation.

Internal 32kHz Oscillator - LIRC

The Internal 32kHz System Oscillator is a fully integrated low frequency RC oscillator with a typical frequency of 32kHz, requiring no external components for its implementation. Device trimming during the manufacturing process and the inclusion of internal frequency compensation circuits are used to ensure that the influence of the power supply voltage, temperature and process variations on the oscillation frequency are minimised.

Rev. 1.20 37 November 06, 2019




Operating Modes and System Clocks

Present day applications require that their microcontrollers have high performance but often still demand that they consume as little power as possible, conflicting requirements that are especially true in battery powered portable applications. The fast clocks required for high performance will by their nature increase current consumption and of course vice versa, lower speed clocks reduce current consumption. As Holtek has provided the devices with both high and low speed clock sources and the means to switch between them dynamically, the user can optimise the operation of their microcontroller to achieve the best performance/power ratio.

System Clocks

The devices have many different clock sources for both the CPU and peripheral function operation. By providing the user with a wide range of clock options using register programming, a clock system can be configured to obtain maximum application performance.

The main system clock, can come from either a high frequency, $f_{\rm H}$, or low frequency, $f_{\rm SUB}$, source, and is selected using the CKS2~CKS0 bits in the SCC register. The high speed system clock is sourced from the HIRC oscillator. The low speed system clock source is sourced from the LIRC oscillator. The other choice, which is a divided version of the high speed system oscillator has a range of $f_{\rm H}/2\sim f_{\rm H}/64$.



Device Clock Configurations

Note: When the system clock source f_{SVS} is switched to f_{SUB} from f_H , the high speed oscillator will stop to conserve the power or continue to oscillate to provide the clock source, $f_H \sim f_H/64$, for peripheral circuit to use, which is determined by configuring the corresponding high speed oscillator enable control bit.

Rev. 1.20 38 November 06, 2019



System Operation Modes

There are six different modes of operation for the microcontrollers, each one with its own special characteristics and which can be chosen according to the specific performance and power requirements of the application. There are two modes allowing normal operation of the microcontroller, the FAST Mode and SLOW Mode. The remaining four modes, the SLEEP, IDLE0, IDLE1 and IDLE2 Mode are used when the microcontroller CPU is switched off to conserve power.

| Operation | CPU | F | Register Se | etting | £ | fн | fsuв | furc | |
|-----------|-------|--------|-------------|-----------|------------------------------------|-----------------------|------|------------|----|
| Mode | CPU | FHIDEN | FSIDEN | CKS2~CKS0 | f _{SYS} | IH. | ISUB | ILIRC | |
| FAST | On | Х | Х | 000~110 | f _H ~f _H /64 | On | On | On | |
| SLOW | On | Х | Х | 111 | f _{SUB} | On/Off ⁽¹⁾ | On | On | |
| IDLE0 | F0 0# | Off 0 | 0 | 1 | 000~110 | Off | Off | On | On |
| IDLEU | Oll | U | ' | 111 | On | Oii | On | On | |
| IDLE1 | Off | 1 | 1 | xxx | On | On | On | On | |
| IDLE2 | Off | 4 | 0 | 000~110 | On | On | Off | On | |
| IDLE2 OII | ' | U | 111 | Off | On | Oll | | | |
| SLEEP | Off | 0 | 0 | xxx | Off | Off | Off | On/Off (2) | |

"x": Don't care

Note: 1. The f_H clock will be switched on or off by configuring the corresponding oscillator enable bit in the SLOW mode.

The f_{LIRC} clock can be switched on or off which is controlled by the WDT function being enabled or disabled in the SLEEP mode.

FAST Mode

This is one of the main operating modes where the microcontrollers have all of their functions operational and where the system clock is provided by the high speed oscillator. This mode operates allowing the microcontrollers to operate normally with a clock source which will come from the high speed oscillator, HIRC. The high speed oscillator will however first be divided by a ratio ranging from 1 to 64, the actual ratio being selected by the CKS2~CKS0 bits in the SCC register. Although a high speed oscillator is used, running the microcontrollers at a divided clock ratio reduces the operating current.

SLOW Mode

This is also a mode where the microcontroller operates normally although now with a slower speed clock source. The clock source used will be from f_{SUB} , which is derived from the LIRC oscillator.

SLEEP Mode

The SLEEP Mode is entered when a HALT instruction is executed and when the FHIDEN and FSIDEN bit are low. In the SLEEP mode the CPU will be stopped. The f_{SUB} clock provided to the peripheral function will also be stopped, too. However the f_{LIRC} clock can continues to operate if the WDT function is enabled.

IDLE0 Mode

The IDLE0 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is low and the FSIDEN bit in the SCC register is high. In the IDLE0 Mode the CPU will be switched off but the low speed oscillator will be turned on to drive some peripheral functions.

Rev. 1.20 39 November 06, 2019



IDLE1 Mode

The IDLE1 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is high. In the IDLE1 Mode the CPU will be switched off but both the high and low speed oscillators will be turned on to provide a clock source to keep some peripheral functions operational.

IDLE2 Mode

The IDLE2 Mode is entered when a HALT instruction is executed and when the FHIDEN bit in the SCC register is high and the FSIDEN bit in the SCC register is low. In the IDLE2 Mode the CPU will be switched off but the high speed oscillator will be turned on to provide a clock source to keep some peripheral functions operational.

Control Registers

The SCC and HIRCC registers are used to control the system clock and the corresponding oscillator configurations.

| Register | | Bit | | | | | | | | |
|----------|------|------|------|---|---|---|--------|--------|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| SCC | CKS2 | CKS1 | CKS0 | _ | _ | _ | FHIDEN | FSIDEN | | |
| HIRCC | _ | _ | _ | _ | _ | _ | HIRCF | HIRCEN | | |

System Operating Mode Control Register List

SCC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|---|---|---|--------|--------|
| Name | CKS2 | CKS1 | CKS0 | _ | _ | _ | FHIDEN | FSIDEN |
| R/W | R/W | R/W | R/W | _ | _ | _ | R/W | R/W |
| POR | 0 | 0 | 0 | _ | _ | _ | 0 | 0 |

Bit 7~5 CKS2~CKS0: System clock selection

000: f_H 001: f_H/2 010: f_H/4 011: f_H/8 100: f_H/16 101: f_H/32 110: f_H/64 111: f_{SUB}

These three bits are used to select which clock is used as the system clock source. In addition to the system clock source directly derived from f_H or f_{SUB}, a divided version of the high speed system oscillator can also be chosen as the system clock source.

Bit 4~2 Unimplemented, read as "0"

Bit 1 FHIDEN: High Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the high speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Bit 0 FSIDEN: Low Frequency oscillator control when CPU is switched off

0: Disable 1: Enable

This bit is used to control whether the low speed oscillator is activated or stopped when the CPU is switched off by executing a "HALT" instruction.

Rev. 1.20 40 November 06, 2019



• HIRCC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|-------|--------|
| Name | _ | _ | _ | _ | _ | _ | HIRCF | HIRCEN |
| R/W | _ | _ | _ | _ | _ | _ | R | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 1 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 HIRCF: HIRC oscillator stable flag

0: HIRC unstable 1: HIRC stable

This bit is used to indicate whether the HIRC oscillator is stable or not. When the HIRCEN bit is set to 1 to enable the HIRC oscillator, the HIRCF bit will first be cleared to 0 and then set to 1 after the HIRC oscillator is stable.


Bit 0 HIRCEN: HIRC oscillator enable control

0: Disable 1: Enable

Operating Mode Switching

The devices can switch between operating modes dynamically allowing the user to select the best performance/power ratio for the present task in hand. In this way microcontroller operations that do not require high performance can be executed using slower clocks thus requiring less operating current and prolonging battery life in portable applications.

In simple terms, mode switching between the FAST Mode and SLOW Mode is executed using the CKS2~CKS0 bits in the SCC register while mode switching from the FAST/SLOW Modes to the SLEEP/IDLE Modes is executed via the HALT instruction. When a HALT instruction is executed, whether the device enters the IDLE Mode or the SLEEP Mode is determined by the condition of the FHIDEN and FSIDEN bits in the SCC register.




Rev. 1.20 41 November 06, 2019



FAST Mode to SLOW Mode Switching

When running in the FAST Mode, which uses the high speed system oscillator, and therefore consumes more power, the system clock can switch to run in the SLOW Mode by set the CKS2~CKS0 bits to "111" in the SCC register. This will then use the low speed system oscillator which will consume less power. Users may decide to do this for certain operations which do not require high performance and can subsequently reduce power consumption.

The SLOW Mode system clock is sourced from the LIRC oscillator and therefore requires this oscillator to be stable before full mode switching occurs.




Rev. 1.20 42 November 06, 2019



SLOW Mode to FAST Mode Switching

In the SLOW mode the system clock is derived from f_{SUB} . When system clock is switched back to the FAST mode from f_{SUB} , the CKS2~CKS0 bits should be set to "000"~"110" and then the system clock will respectively be switched to f_H ~ f_H /64.

However, if f_H is not used in the SLOW mode and thus switched off, it will take some time to re-oscillate and stabilise when switching to the FAST mode from the SLOW Mode. This is monitored using the HIRCF bit in the HIRCC register. The time duration required for the high speed system oscillator stabilisation is specified in the System Start Up Time Characteristics.



Entering the SLEEP Mode

There is only one way for the devices to enter the SLEEP Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "0". In this mode all the clocks and functions will be switched off except the WDT function. When this instruction is executed under the conditions described above, the following will occur:

- The system clock will be stopped and the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.20 43 November 06, 2019

HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU

Entering the IDLE0 Mode

There is only one way for the devices to enter the IDLE0 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "0" and the FSIDEN bit in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be stopped and the application program will stop at the "HALT" instruction, but the f_{SUB} clock will be on.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE1 Mode

There is only one way for the devices to enter the IDLE1 Mode and that is to execute the "HALT" instruction in the application program with both the FHIDEN and FSIDEN bits in the SCC register equal to "1". When this instruction is executed under the conditions described above, the following will occur:

- The f_H and f_{SUB} clocks will be on but the application program will stop at the "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Entering the IDLE2 Mode

There is only one way for the devices to enter the IDLE2 Mode and that is to execute the "HALT" instruction in the application program with the FHIDEN bit in the SCC register equal to "1" and the FSIDEN bit in the SCC register equal to "0". When this instruction is executed under the conditions described above, the following will occur:

- The f_H clock will be on but the f_{SUB} clock will be off and the application program will stop at the
 "HALT" instruction.
- The Data Memory contents and registers will maintain their present condition.
- The I/O ports will maintain their present conditions.
- In the status register, the Power Down flag, PDF, will be set and the Watchdog time-out flag, TO, will be cleared.
- The WDT will be cleared and resume counting if the WDT function is enabled. If the WDT function is disabled, the WDT will be cleared and then stopped.

Rev. 1.20 44 November 06, 2019



Standby Current Considerations

As the main reason for entering the SLEEP or IDLE Mode is to keep the current consumption of the device to as low a value as possible, perhaps only in the order of several micro-amps except in the IDLE1 and IDLE2 Mode, there are other considerations which must also be taken into account by the circuit designer if the power consumption is to be minimised. Special attention must be made to the I/O pins on the devices. All high-impedance input pins must be connected to either a fixed high or low level as any floating input pins could create internal oscillations and result in increased current consumption. This also applies to the device which has different package types, as there may be unbonded pins. These must either be set as outputs or if set as inputs must have pull-high resistors connected.

Care must also be taken with the loads, which are connected to I/O pins, which are set as outputs. These should be placed in a condition in which minimum current is drawn or connected only to external circuits that do not draw current, such as other CMOS inputs. Also note that additional standby current will also be required if the LIRC oscillator has enabled.

In the IDLE1 and IDLE2 Mode the high speed oscillator is on, if the peripheral function clock source is derived from the high speed oscillator, the additional standby current will also be perhaps in the order of several hundred micro-amps.

Wake-up

To minimise power consumption the devices can enter the SLEEP or any IDLE Mode, where the CPU will be switched off. However, when the device is woken up again, it will take a considerable time for the original system oscillator to restart, stabilise and allow normal operation to resume.

After the system enters the SLEEP or IDLE Mode, it can be woken up from one of various sources listed as follows:

- An external falling edge on Port A
- · A system interrupt
- · A WDT overflow

When the device executes the "HALT" instruction, it will enter the IDLE or SLEEP mode and the PDF flag will be set to 1. The PDF flag will be cleared to 0 if the device experiences a system power-up or executes the clear Watchdog Timer instruction. If the system is woken up by a WDT overflow, a Watchdog Timer reset will be initiated and the TO flag will be set to 1. The TO flag is set if a WDT time-out occurs and causes a wake-up that only resets the Program Counter and Stack Pointer, other flags remain in their original status.

Each pin on Port A can be set using the PAWU register to permit a negative transition on the pin to wake-up the system. When a pin wake-up occurs, the program will resume execution at the instruction following the "HALT" instruction. If the system is woken up by an interrupt, then two possible situations may occur. The first is where the related interrupt is disabled or the interrupt is enabled but the stack is full, in which case the program will resume execution at the instruction following the "HALT" instruction. In this situation, the interrupt which woke-up the device will not be immediately serviced, but will rather be serviced later when the related interrupt is finally enabled or when a stack level becomes free. The other situation is where the related interrupt is enabled and the stack is not full, in which case the regular interrupt response takes place. If an interrupt request flag is set high before entering the SLEEP or IDLE Mode, the wake-up function of the related interrupt will be disabled.

Rev. 1.20 45 November 06, 2019



Watchdog Timer

The Watchdog Timer is provided to prevent program malfunctions or sequences from jumping to unknown locations, due to certain uncontrollable external events such as electrical noise.

Watchdog Timer Clock Source

The Watchdog Timer clock source is provided by the internal clock, f_{LIRC} which is sourced from the LIRC oscillator. The LIRC internal oscillator has an approximate frequency of 32kHz and this specified internal clock period can vary with V_{DD} , temperature and process variations. The Watchdog Timer source clock is then subdivided by a ratio of 2^8 to 2^{15} to give longer timeouts, the actual value being chosen using the WS2~WS0 bits in the WDTC register.

Watchdog Timer Control Register

A single register, WDTC, controls the required time-out period as well as the enable/disable operation.

WDTC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | WE4 | WE3 | WE2 | WE1 | WE0 | WS2 | WS1 | WS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 1 | 0 | 1 | 0 | 1 | 1 | 1 |

Bit 7~3 **WE4~WE0**: WDT function software control

10101: Disable 01010: Enable

Other values: Reset MCU

When these bits are changed to any other values due to environmental noise the microcontroller will be reset; this reset operation will be activated after a delay time, t_{SRESET}, and the WRF bit in the RSTFC register will be set high.

Bit 2~0 WS2~WS0: WDT time-out period selection

000: [(2⁸-2⁰)~2⁸]/f_{LIRC} 001: [(2⁹-2¹)~2⁹]/f_{LIRC} 010: [(2¹⁰-2²)~2¹⁰]/f_{LIRC} 011: [(2¹¹-2³)~2¹¹]/f_{LIRC} 100: [(2¹²-2⁴)~2¹²]/f_{LIRC} 101: [(2¹³-2⁵)~2¹³]/f_{LIRC} 110: [(2¹⁴-2⁶)~2¹⁴]/f_{LIRC}

111: $[(2^{15}-2^7)\sim 2^{15}]/f_{LIRC}$

These three bits determine the division ratio of the Watchdog Timer source clock, which in turn determines the timeout period.

RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|------|-----|-----|
| Name | _ | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W | _ | _ | _ | _ | _ | R/W | R | R/W |
| POR | _ | _ | _ | _ | _ | Х | 0 | 0 |

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

Refer to the Low Voltage Reset section.

Bit 1 LRF: LVR control register software reset flag

Refer to the Low Voltage Reset section.

Rev. 1.20 46 November 06, 2019



Bit 0 WRF: WDT control register software reset flag

0: Not occurred 1: Occurred

This bit is set to 1 by the WDT Control register software reset and cleared by the application program. Note that this bit can only be cleared to 0 by the application program.

Watchdog Timer Operation


The Watchdog Timer operates by providing a device reset when its timer overflows. This means that in the application program and during normal operation the user has to strategically clear the Watchdog Timer before it overflows to prevent the Watchdog Timer from executing a reset. This is done using the clear watchdog instruction. If the program malfunctions for whatever reason, jumps to an unknown location, or enters an endless loop, the clear instruction will not be executed in the correct manner, in which case the Watchdog Timer will overflow and reset the device. There are five bits, WE4~WE0, in the WDTC register to offer the enable/disable control and reset control of the Watchdog Timer. The WDT function will be disabled when the WE4~WE0 bits are set to a value of 10101B while the WDT function will be enabled if the WE4~WE0 bits are equal to 01010B. If the WE4~WE0 bits are set to any other values, other than 01010B and 10101B, it will reset the device after a delay time, t_{SRESET}. After power on these bits will have a value of 01010B.

| WE4~WE0 Bits | WDT Function | | | |
|-----------------|--------------|--|--|--|
| 10101B | Disable | | | |
| 01010B | Enable | | | |
| Any other value | Reset MCU | | | |

Watchdog Timer Enable/Disable Control

Under normal program operation, a Watchdog Timer time-out will initialise a device reset and set the status bit TO. However, if the system is in the SLEEP or IDLE Mode, when a Watchdog Timer time-out occurs, the TO bit in the status register will be set and only the Program Counter and Stack Pointer will be reset. Three methods can be adopted to clear the contents of the Watchdog Timer. The first is a WDTC software reset, which means a certain value except 01010B and 10101B written into the WE4~WE0 bits, the second is using the Watchdog Timer software clear instruction, the third is via a HALT instruction. There is only one method of using software instruction to clear the Watchdog Timer. That is to use the single "CLR WDT" instruction to clear the WDT.

The maximum time-out period is when the 2¹⁵ division ratio is selected. As an example, with a 32kHz LIRC oscillator as its source clock, this will give a maximum watchdog period of around 1 second for the 2¹⁵ division ratio, and a minimum timeout of 8ms for the 2⁸ division ration.



Rev. 1.20 47 November 06, 2019



Reset and Initialisation

A reset function is a fundamental part of any microcontroller ensuring that the device can be set to some predetermined condition irrespective of outside parameters. The most important reset condition is after power is first applied to the microcontrollers. In this case, internal circuitry will ensure that the microcontrollers, after a short delay, will be in a well-defined state and ready to execute the first program instruction. After this power-on reset, certain important internal registers will be set to defined states before the program commences. One of these registers is the Program Counter, which will be reset to zero forcing the microcontroller to begin program execution from the lowest Program Memory address.

Another reset exists in the form of a Low Voltage Reset, LVR, where a full reset is implemented in situations where the power supply voltage falls below a certain threshold.


Another type of reset is when the Watchdog Timer overflows and resets the microcontroller. All types of reset operations result in different register conditions being setup.

Reset Functions

There are several ways in which a microcontroller reset can occur through events occurring internally.

Power-on Reset

The most fundamental and unavoidable reset is the one that occurs after power is first applied to the microcontrollers. As well as ensuring that the Program Memory begins execution from the first memory address, a power-on reset also ensures that certain other registers are preset to known conditions. All the I/O port and port control registers will power up in a high condition ensuring that all pins will be first set to inputs.



Power-on Reset Timing Chart

Low Voltage Reset - LVR

The microcontroller contains a low voltage reset circuit in order to monitor the supply voltage of the device and provides an MCU reset should the value fall below a certain predefined level. If the supply voltage of the device drops to within a range of 0.9V~V_{LVR} such as might occur when changing the battery in battery powered applications, the LVR will automatically reset the device internally and the LVRF bit in the RSTFC register will also be set high. For a valid LVR signal, a low supply voltage, i.e., a voltage in the range between 0.9V~V_{LVR} must exist for a time greater than that specified by t_{LVR} in the LVR characteristics. If the low supply voltage state does not exceed this value, the LVR will ignore the low supply voltage and will not perform a reset function. If the LVS7~LVS0 bits are set to 01011010B, the LVR function is enabled with a fixed LVR voltage of 1.7V. If the LVS7~LVS0 bits are set to 10100101B, the LVR function is disabled. If the LVS7~LVS0 bits are changed to some different values by environmental noise, the LVR will reset the device after a delay time, t_{SRESET}. When this happens, the LRF bit in the RSTFC register will be set high. After power on the register will have the value of 01011010B. Note that the LVR function will be automatically disabled when the device enters the IDLE or SLEEP mode.

Rev. 1.20 48 November 06, 2019



Low Voltage Reset Timing Chart

LVRC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | LVS7 | LVS6 | LVS5 | LVS4 | LVS3 | LVS2 | LVS1 | LVS0 |
| R/W |
| POR | 0 | 1 | 0 | 1 | 1 | 0 | 1 | 0 |

Bit 7~0 LVS7~LVS0: LVR voltage select control

01011010: 1.7V 10100101: disable

Any other value: Generates MCU reset – register is reset to POR value

When an actual low voltage condition occurs, as specified above, an MCU reset will be generated. The reset operation will be activated after the low voltage condition keeps more than a t_{LVR} time. In this situation the register contents will remain the same after such a reset occurs.

Any register value, other than 01011010B and 10100101B, will also result in the generation of an MCU reset. The reset operation will be activated after a delay time, t_{SRESET}. However in this situation the register contents will be reset to the POR value.

RSTFC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|------|-----|-----|
| Name | _ | _ | _ | _ | _ | LVRF | LRF | WRF |
| R/W | _ | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | _ | Х | 0 | 0 |

"x": unknown

Bit 7~3 Unimplemented, read as "0"

Bit 2 LVRF: LVR function reset flag

0: Not occurred

1: Occurred

This bit is set high when a specific Low Voltage Reset situation condition occurs. This bit can only be cleared to zero by the application program.

Bit 1 LRF: LVR control register software reset flag

0: Not occurred

1: Occurred

This bit is set high if the LVRC register contains any non-defined LVRC register values. This in effect acts like a software-reset function. This bit can only be cleared to zero by the application program.

Bit 0 WRF: WDT control register software reset flag


Refer to the Watchdog Timer Control Register section.

Rev. 1.20 49 November 06, 2019



Watchdog Time-out Reset during Normal Operation


When the Watchdog time-out Reset during normal operations in the FAST or SLOW mode occurs, the Watchdog time-out flag TO will be set to "1".



WDT Time-out Reset during Normal Operation Timing Chart

Watchdog Time-out Reset during SLEEP or IDLE Mode

The Watchdog time-out Reset during SLEEP or IDLE Mode is a little different from other kinds of reset. Most of the conditions remain unchanged except that the Program Counter and the Stack Pointer will be cleared to "0" and the TO flag will be set to "1". Refer to the System Start Up Time Characteristics for t_{SST} details.



WDT Time-out Reset during SLEEP or IDLE Timing Chart

Reset Initial Conditions

The different types of reset described affect the reset flags in different ways. These flags, known as PDF and TO are located in the status register and are controlled by various microcontroller operations, such as the SLEEP or IDLE Mode function or Watchdog Timer. The reset flags are shown in the table:

| то | PDF | Reset Conditions |
|----|-----|--|
| 0 | 0 | Power-on reset |
| u | u | LVR reset during FAST or SLOW Mode operation |
| 1 | u | WDT time-out reset during FAST or SLOW Mode operation |
| 1 | 1 | WDT time-out reset during IDLE or SLEEP Mode operation |

"u" stands for unchanged

The following table indicates the way in which the various components of the microcontroller are affected after a power-on reset occurs.

| Item | Condition After Reset |
|---------------------|--|
| Program Counter | Reset to zero |
| Interrupts | All interrupts will be disabled |
| WDT, Time Base | Cleared after reset, WDT begins counting |
| Timer/Event Counter | Timer/Event Counter will be turned off |
| Input/Output Ports | I/O ports will be set as inputs |
| Stack Pointer | Stack Pointer will point to the top of the stack |

Rev. 1.20 50 November 06, 2019



The different kinds of resets all affect the internal registers of the microcontroller in different ways. To ensure reliable continuation of normal program execution after a reset occurs, it is important to know what condition the microcontroller is in after a particular reset occurs. The following table describes how each type of reset affects each of the microcontroller internal registers. Note that where more than one package type exists the table will reflect the situation for the larger package type.

| Register | HT66F0021 | HT66F0031 | HT66F0041 | Reset (Power On) | WDT Time-out (Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------|-----------|-----------|-----------|---------------------|------------------------------------|------------------------------|
| IAR0 | • | • | • | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| MP0 | • | • | • | xxxx xxxx | xxxx xxxx | uuuu uuuu |
| ACC | • | • | • | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| PCL | • | • | • | 0000 0000 | 0000 0000 | 0000 0000 |
| TBLP | • | • | • | xxxx xxxx | uuuu uuuu | uuuu uuuu |
| TBLH | • | • | • | xx xxxx | uu uuuu | uu uuuu |
| TBHP | • | • | | X X | u u | u u |
| CTATUC | | | • | X X X | u u u | uuu |
| STATUS | • | • | • | 00 xxxx | 1u uuuu | 11 uuuu |
| INTEG | • | • | | 0 0 | 0 0 | u u |
| WDTO | | | • | 0000 | 0000 | uuuu |
| WDTC | • | • | • | 0101 0111 | 0101 0111 | uuuu uuuu |
| TBC | • | • | • | 0000 | 0000 | uuuu |
| RSTFC | • | • | • | x 0 0 | u u u | u u u |
| PASR | • | • | • | -000 0000 | -000 0000 | -uuu uuuu |
| SCC | • | • | • | 00000 | 00000 | uuuuu |
| HIRCC | • | • | • | 0 1 | 0 1 | u u |
| IFS | • | • | | 0 0 | 0 0 | u u |
| | | | • | 000 | 000 | u u u |
| PA | • | | | 111111 | 111111 | uuuuuu |
| | | • | • | 1111 1111 | 1111 1111 | uuuu uuuu |
| PAC | • | | | 111111 | 111111 | uuuuuu |
| | | • | • | 1111 1111 | 1111 1111 | uuuu uuuu |
| PAPU | • | | | 000000 | 000000 | uuuuuu |
| | | • | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| PAWU | • | | | 000000 | 000000 | uuuuuu |
| 7,000 | | • | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| PB | | • | | 11 1111 | 11 1111 | uu uuuu |
| . 5 | | | • | -111 1111 | -111 1111 | -uuu uuuu |
| PBC | | • | | 11 1111 | 11 1111 | uu uuuu |
| 1 50 | | | • | -111 1111 | -111 1111 | -uuu uuuu |
| DRDII | | • | | 00 0000 | 00 0000 | uu uuuu |
| PBPU | | | • | -000 0000 | -000 0000 | -uuu uuuu |
| ECR | • | • | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| EAR | • | • | • | 0 0000 | 0 0000 | u uuuu |
| EDL | • | • | | 0000 0000 | 0000 0000 | uuuu uuuu |
| EDH | • | • | | 00 0000 | 00 0000 | uu uuuu |



| Register | HT66F0021 | HT66F0031 | HT66F0041 | Reset (Power On) | WDT Time-out (Normal Operation) | WDT Time-out (IDLE/SLEEP) |
|----------|-----------|-----------|-----------|---------------------|------------------------------------|---|
| ED0L | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| ED0H | | | • | 00 0000 | 00 0000 | uu uuuu |
| TMRC | • | • | • | 0000 1000 | 0000 1000 | uuuu uuuu |
| TMR | • | • | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| PWMC | • | • | | 0000 | 0000 | u u u u |
| PWMDATA | • | • | | 0000 0000 | 0000 0000 | uuuu uuuu |
| INTC0 | • | • | • | -000 0000 | -000 0000 | -uuu uuuu |
| INITOA | • | • | | 00 | 00 | uu |
| INTC1 | | | • | 0000 | 0000 | uuuu |
| SADOL | • | • | • | x x | x x | xx (ADRFS=0) xxxx xxxx (ADRFS=1) |
| SADOH | • | • | • | xxxx xxxx | xxxx xxxx | xxxx xxxx (ADRFS=0) xx (ADRFS=1) |
| SADC0 | • | • | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| SADC1 | • | • | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| PSCR | • | • | • | 000 | 000 | u u u |
| PC | | | • | 111 | 111 | u u u |
| PCC | | | • | 111 | 111 | u u u |
| PCPU | | | • | 000 | 000 | u u u |
| ED1L | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| ED1H | | | • | 00 0000 | 00 0000 | uu uuuu |
| ED2L | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| ED2H | | | • | 00 0000 | 00 0000 | uu uuuu |
| ED3L | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| ED3H | | | • | 00 0000 | 00 0000 | uu uuuu |
| LVRC | • | • | • | 0101 1010 | 0101 1010 | uuuu uuuu |
| VBGC | • | • | • | 0 | 0 | u |
| PWMC | | | • | 0000 00 | 0000 00 | uuuu uu |
| PWMP | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| PWMD | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| SLEDC0 | | | • | 0000 0000 | 0000 0000 | uuuu uuuu |
| SLEDC1 | | | • | 00 | 0 0 | u u |
| LVPUC | | | • | 0 | 0 | u |

Note: "u" stands for unchanged "x" stands for unknown "-" stands for unimplemented

Rev. 1.20 52 November 06, 2019



Input/Output Ports

Holtek microcontrollers offer considerable flexibility on their I/O ports. With the input or output designation of every pin fully under user program control, pull-high selections for all ports and wake-up selections on certain pins, the user is provided with an I/O structure to meet the needs of a wide range of application possibilities.

The devices provide bidirectional input/output lines labeled with port names PA~PC. These I/O ports are mapped to the RAM Data Memory with specific addresses as shown in the Special Purpose Data Memory table. All of these I/O ports can be used for input and output operations. For input operation, these ports are non-latching, which means the inputs must be ready at the T2 rising edge of instruction "MOV A, [m]", where m denotes the port address. For output operation, all the data is latched and remains unchanged until the output latch is rewritten.

| Register | | | | В | it | | | |
|----------|-------|-------|-------|---|----|-------|-------|-------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PA | PA7 | PA6 | PA5 | _ | _ | PA2 | PA1 | PA0 |
| PAC | PAC7 | PAC6 | PAC5 | _ | _ | PAC2 | PAC1 | PAC0 |
| PAPU | PAPU7 | PAPU6 | PAPU5 | _ | _ | PAPU2 | PAPU1 | PAPU0 |
| PAWU | PAWU7 | PAWU6 | PAWU5 | _ | _ | PAWU2 | PAWU1 | PAWU0 |

"—": Unimplemented, read as "0"

I/O Logic Function Register List - HT66F0021

| Register | | | | В | it | | | |
|----------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PA | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| PAC | PAC7 | PAC6 | PAC5 | PAC4 | PAC3 | PAC2 | PAC1 | PAC0 |
| PAPU | PAPU7 | PAPU6 | PAPU5 | PAPU4 | PAPU3 | PAPU2 | PAPU1 | PAPU0 |
| PAWU | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |
| РВ | _ | _ | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| PBC | _ | _ | PBC5 | PBC4 | PBC3 | PBC2 | PBC1 | PBC0 |
| PBPU | _ | _ | PBPU5 | PBPU4 | PBPU3 | PBPU2 | PBPU1 | PBPU0 |

[&]quot;—": Unimplemented, read as "0"

I/O Logic Function Register List - HT66F0031

| Register | | | | В | it | | | |
|----------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PA | PA7 | PA6 | PA5 | PA4 | PA3 | PA2 | PA1 | PA0 |
| PAC | PAC7 | PAC6 | PAC5 | PAC4 | PAC3 | PAC2 | PAC1 | PAC0 |
| PAPU | PAPU7 | PAPU6 | PAPU5 | PAPU4 | PAPU3 | PAPU2 | PAPU1 | PAPU0 |
| PAWU | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |
| РВ | _ | PB6 | PB5 | PB4 | PB3 | PB2 | PB1 | PB0 |
| PBC | _ | PBC6 | PBC5 | PBC4 | PBC3 | PBC2 | PBC1 | PBC0 |
| PBPU | _ | PBPU6 | PBPU5 | PBPU4 | PBPU3 | PBPU2 | PBPU1 | PBPU0 |
| PC | _ | _ | _ | _ | _ | PC2 | PC1 | PC0 |
| PCC | _ | _ | _ | _ | _ | PCC2 | PCC1 | PCC0 |
| PCPU | _ | _ | _ | _ | _ | PCPU2 | PCPU1 | PCPU0 |
| LVPUC | _ | _ | _ | _ | _ | _ | _ | LVPU |

"—": Unimplemented, read as "0"

I/O Logic Function Register List - HT66F0041



Pull-high Resistors

Many product applications require pull-high resistors for their switch inputs usually requiring the use of an external resistor. To eliminate the need for these external resistors, all I/O pins, when configured as a digital input have the capability of being connected to an internal pull-high resistor. These pull-high resistors are selected using the relevant pull-high control registers and are implemented using weak PMOS transistors.

Note that the pull-high resistor can be controlled by the relevant pull-high control register only when the pin-shared functional pin is selected as a digital input or NMOS output. Otherwise, the pull-high resistors cannot be enabled.

PxPU Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PxPU7 | PxPU6 | PxPU5 | PxPU4 | PxPU3 | PxPU2 | PxPU1 | PxPU0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PxPUn: I/O Port x Pin pull-high function control

0: Disable 1: Enable

The PxPUn bit is used to control the pin pull-high function. Here the "x" can be A, B and C depending upon the selected device. However, the actual available bits for each I/O Port may be different. Note that for the HT66F0041 device's PB0 and PB1 pins, which include an internal pull-low resistor, if their pull-high functions are enabled, additional power consumption will be required.

LVPUC Register – HT66F0041 only

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---|------|
| Name | _ | _ | _ | _ | _ | _ | _ | LVPU |
| R/W | _ | _ | _ | _ | _ | _ | _ | R/W |
| POR | _ | _ | _ | _ | _ | _ | _ | 0 |

Bit 7~1 Unimplemented, read as "0"

LVPU: Pull-high resistor selection for low voltage power supply

0: All pin pull-high resistors are $60k\Omega$ @ 3V 1: All pin pull-high resistors are $15k\Omega$ @ 3V

The LVPUC register is used to select the pull-high resistor value for low voltage power supply applications. Not that the LVPU bit in the LVPUC register is only available when the corresponding pin pull-high function is enabled. If the pull-high function is disabled, the LVPU bit has no effect on selecting the pull-high resistor value.

Port A Wake-up

Bit 0

The HALT instruction forces the microcontroller into the SLEEP or IDLE Mode which preserves power, a feature that is important for battery and other low-power applications. Various methods exist to wake-up the microcontroller, one of which is to change the logic condition on one of the Port A pins from high to low. This function is especially suitable for applications that can be woken up via external switches. Each pin on Port A can be selected individually to have this wake-up feature using the PAWU register.

Note that the wake-up function can be controlled by the wake-up control registers only when the pin is selected as a general purpose input and the MCU enters the IDLE or SLEEP mode.

Rev. 1.20 54 November 06, 2019



• PAWU Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|-------|-------|-------|-------|-------|-------|-------|
| Name | PAWU7 | PAWU6 | PAWU5 | PAWU4 | PAWU3 | PAWU2 | PAWU1 | PAWU0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

PAWUn: Port A Pin wake-up function control

0: Disable 1: Enable

The PAWUn bit is used to control the Port A wake-up function. However, the actual available bits are different depending on the selected device.

I/O Port Control Registers

Each I/O port has its own control register known as PAC~PCC, to control the input/output configuration. With this control register, each CMOS output or input can be reconfigured dynamically under software control. Each pin of the I/O ports is directly mapped to a bit in its associated port control register. For the I/O pin to function as an input, the corresponding bit of the control register must be written as a "1". This will then allow the logic state of the input pin to be directly read by instructions. When the corresponding bit of the control register is written as a "0", the I/O pin will be set as a CMOS output. If the pin is currently set as an output, instructions can still be used to read the output register. However, it should be noted that the program will in fact only read the status of the output data latch and not the actual logic status of the output pin.

PxC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|------|------|------|------|------|------|------|
| Name | PxC7 | PxC6 | PxC5 | PxC4 | PxC3 | PxC2 | PxC1 | PxC0 |
| R/W |
| POR | 1 | 1 | 1 | 1 | 1 | 1 | 1 | 1 |

PxCn: I/O Port x Pin type selection

0: Output 1: Input

The PxCn bit is used to control the pin type selection. Here the "x" can be A, B and C depending upon the selected device. However, the actual available bits for each I/O Port may be different. Note that for the HT66F0041 device's PB0 and PB1 pins, which include an internal pull-low resistor, if they are configured to output a high level, additional power consumption will be required.

I/O Port Source Current Selection - HT66F0041 only

The source current of each pin in this device can be configured with different source current which is selected by the corresponding pin source current select bits. These source current bits are available when the corresponding pin is configured as a CMOS output. Otherwise, these select bits have no effect. Users should refer to the Input/Output Characteristics section to obtain the exact value for different applications.

| Register | Bit | | | | | | | |
|----------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SLEDC0 | SLEDC07 | SLEDC06 | SLEDC05 | SLEDC04 | SLEDC03 | SLEDC02 | SLEDC01 | SLEDC00 |
| SLEDC1 | _ | _ | _ | _ | _ | _ | SLEDC11 | SLEDC10 |

I/O Port Source Current Selection Register List

Rev. 1.20 55 November 06, 2019



SLEDC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---------|---------|---------|---------|---------|---------|---------|---------|
| Name | SLEDC07 | SLEDC06 | SLEDC05 | SLEDC04 | SLEDC03 | SLEDC02 | SLEDC01 | SLEDC00 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~6 **SLEDC07~SLEDC06**: PB6~PB4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 5~4 **SLEDC05~SLEDC04**: PB3~PB0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 3~2 **SLEDC03~SLEDC02**: PA7~PA4 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Bit 1~0 **SLEDC01~SLEDC00**: PA3~PA0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

SLEDC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|---------|---------|
| Name | _ | _ | _ | _ | _ | _ | SLEDC11 | SLEDC10 |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 **SLEDC11~SLEDC10**: PC2~PC0 source current selection

00: Source current = Level 0 (Min.)

01: Source current = Level 1

10: Source current = Level 2

11: Source current = Level 3 (Max.)

Pin-shared Functions

The flexibility of the microcontroller range is greatly enhanced by the use of pins that have more than one function. Limited numbers of pins can force serious design constraints on designers but by supplying pins with multi-functions, many of these difficulties can be overcome. For these pins, the desired function of the multi-function I/O pins is selected by a series of registers via the application program control.

Pin-shared Function Selection Registers

The limited number of supplied pins in a package can impose restrictions on the amount of functions a certain device can contain. However by allowing the same pins to share several different functions and providing a means of function selection, a wide range of different functions can be incorporated into even relatively small package sizes. The devices include a Port A Output Function Selection register, labeled as PASR, and Input Function Selection register, labeled as IFS, which can select the desired functions of the multi-function pin-shared pins.

Rev. 1.20 56 November 06, 2019



The most important point to note is to make sure that the desired pin-shared function is properly selected and also deselected. For most pin-shared functions, to select the desired pin-shared function, the pin-shared function should first be correctly selected using the corresponding pin-shared control register. After that the corresponding peripheral functional setting should be configured and then the peripheral function can be enabled. However, a special point must be noted for digital input pins, such as TC and INTn, which share the same pin-shared control configuration with their corresponding general purpose I/O functions when setting the relevant pin-shared control bits. To select these pin functions, in addition to the necessary pin-shared control and peripheral functional setup aforementioned, they must also be set as an input by setting the corresponding bit in the I/O port control register. To correctly deselect the pin-shared function, the peripheral function should first be disabled and then the corresponding pin-shared function control register can be modified to select other pin-shared functions.

| Decister Name | | | | В | it | | | |
|-------------------------|---|------|------|------|------|------|--------|--------|
| Register Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| PASR | _ | PAS6 | PAS5 | PAS4 | PAS3 | PAS2 | PAS1 | PAS0 |
| IFS (HT66F0021/0031) | _ | _ | _ | _ | _ | _ | TCPS | INT0PS |
| IFS (HT66F0041) | _ | _ | _ | _ | _ | TCPS | INT1PS | INT0PS |

Pin-shared Function Selection Register List

PASR Register – HT66F0021

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|------|------|------|------|------|------|------|
| Name | _ | PAS6 | PAS5 | PAS4 | PAS3 | PAS2 | PAS1 | PAS0 |
| R/W | _ | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6~5 PAS6~PAS5: PA7 Pin-Shared function selection

00: PA7 01: PWMO 10: PA7 11: AN2

Bit 4 PAS4: PA6 Pin-Shared function selection

0: PA6/TC 1: PWMO

Bit 3 PAS3: PA5 Pin-Shared function selection

0: PA5/INT0 1: AN3

Bit 2 PAS2: PA2 Pin-Shared function selection

0: PA2 1: AN1

Bit 1 PAS1: PA1 Pin-Shared function selection

0: PA1/TC 1: VREF

Bit 0 PAS0: PA0 Pin-Shared function selection

0: PA0/INT0 1: AN0



• PASR Register - HT66F0031

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|------|------|------|------|------|------|------|
| Name | _ | PAS6 | PAS5 | PAS4 | PAS3 | PAS2 | PAS1 | PAS0 |
| R/W | _ | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6 PAS6: PA7 Pin-Shared function selection

0: PA7 1: PWMO

Bit 5 PAS5: PA6 Pin-Shared function selection

0: PA6/TC 1: PWMO

Bit 4 PAS4: PA5 Pin-Shared function selection

0: PA5 1: AN1

Bit 3 PAS3: PA3 Pin-Shared function selection

0: PA3/INT0 1: AN3

Bit 2 PAS2: PA2 Pin-Shared function selection

0: PA2 1: AN2

Bit 1 PAS1: PA1 Pin-Shared function selection

0: PA1 1: VREF

Bit 0 **PAS0**: PA0 Pin-Shared function selection

0: PA0/TC 1: AN0

• PASR Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|------|------|------|------|------|------|------|
| Name | _ | PAS6 | PAS5 | PAS4 | PAS3 | PAS2 | PAS1 | PAS0 |
| R/W | _ | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6 PAS6: PA7 Pin-Shared function selection

0: PA7 1: AN3

Bit 5 PAS5: PA6 Pin-Shared function selection

0: PA6/INT1 1: AN2

Bit 4 PAS4: PA5 Pin-Shared function selection

0: PA5 1: VREF

Bit 3 PAS3: PA4 Pin-Shared function selection

0: PA4/INT0 1: AN0

Bit 2 PAS2: PA3 Pin-Shared function selection

0: PA3/TC 1: PWMB

Rev. 1.20 58 November 06, 2019



Bit 1 PAS1: PA2 Pin-Shared function selection

0: PA2 1: AN1

Bit 0 **PAS0**: PA0 Pin-Shared function selection

0: PA0 1: PWM

• IFS Register - HT66F0021

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|------|--------|
| Name | _ | _ | _ | _ | _ | _ | TCPS | INT0PS |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 TCPS: TC input source pin selection

0: PA1 1: PA6

Bit 0 INTOPS: INTO input source pin selection

0: PA5 1: PA0

• IFS Register - HT66F0031

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|------|--------|
| Name | _ | _ | _ | _ | _ | _ | TCPS | INT0PS |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1 TCPS: TC input source pin selection

0: PA6 1: PA0

Bit 0 **INTOPS**: INTO input source pin selection

0: PA3 1: PA4

• IFS Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|------|--------|--------|
| Name | _ | _ | _ | _ | _ | TCPS | INT1PS | INT0PS |
| R/W | _ | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | _ | 0 | 0 | 0 |

Bit 7~3 Unimplemented, read as "0"

Bit 2 TCPS: TC input source pin selection

0: PA1 1: PA3

Bit 1 INT1PS: INT1 input source pin selection

0: PA6 1: PC1


Bit 0 **INTOPS**: INTO input source pin selection

0: PA4 1: PC0



I/O Pin Structure

The accompanying diagram illustrates the internal structure of the I/O logic function. As the exact logical construction of the I/O pin will differ from this drawing, it is supplied as a guide only to assist with the functional understanding of the I/O logic function. The wide range of pin-shared structures does not permit all types to be shown.



Logic Function Input/Output Structure

Note: The R_{PL} resistor is only available for the HT66F0041 PB1~PB0 pins.

Programming Considerations

Within the user program, one of the first things to consider is port initialisation. After a reset, all of the I/O data and port control registers will be set high. This means that all I/O pins will default to an input state, the level of which depends on the other connected circuitry and whether pull-high selections have been chosen. If the port control registers are then programmed to set some pins as outputs, these output pins will have an initial high output value unless the associated port data registers are first programmed. Selecting which pins are inputs and which are outputs can be achieved byte-wide by loading the correct values into the appropriate port control register or by programming individual bits in the port control register using the "SET [m].i" and "CLR [m].i" instructions. Note that when using these bit control instructions, a read-modify-write operation takes place. The microcontroller must first read in the data on the entire port, modify it to the required new bit values and then rewrite this data back to the output ports.


Port A has the additional capability of providing wake-up function. When the device is in the SLEEP or IDLE Mode, various methods are available to wake the device up. One of these is a high to low transition of any of the Port A pins. Single or multiple pins on Port A can be set to have this function.

Rev. 1.20 60 November 06, 2019



Timer/Event Counter

The provision of the Timer/Event Counter forms an important part of any microcontroller, giving the designer a means of carrying out time related functions. The devices contain an 8-bit Timer/Event Counter, which contains an 8-bit programmable count-up counter and the clock may come from an external or internal clock source. As the timer has three different operating modes, it can be configured to operate as a general timer, an external event counter or a pulse width capture device.



Timer/Event Counter Input Clock Source

The Timer/Event Counter clock source can originate from various sources, an internal clock or an external pin. The internal clock source is used when the timer is in the Timer Mode and Pulse Width Capture Mode. For the Timer/Event Counter, this internal clock source can be configured by the TS bit in the TMRC Timer Control Register to be derived from the f_{SYS} or f_{SUB} clock, the division ratio of which is configured by the TPSC2~TPSC0 bits in the same register.

An external clock source is used when the Timer/Event Counter is in the Event Counter Mode, the clock source is provided on the external TC pin. Depending upon the condition of the TEG bit, each high to low or low to high transition on the external timer pin will increase the counter by one.

Timer/Event Counter Registers

There are two registers related to the Timer/Event Counter. The first is the TMR register that contains the actual value of the timer and into which an initial value can be preloaded. Writing to the TMR register will transfer the specified data to the Timer/Event Counter. Reading the TMR register will read the contents of the Timer/Event Counter. The second is the TMRC control register, which is used to define the operating mode, select the internal clock source, control the counting enable or disable and select the active edge.

| Register | Bit | | | | | | | | | |
|----------|-----|-----|----|-----|-----|-------|-------|-------|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | |
| TMRC | TM1 | TM0 | TS | TON | TEG | TPSC2 | TPSC1 | TPSC0 | | |
| TMR | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | |

Timer/Event Counter Register List

Timer Register - TMR

The timer register TMR is the place where the actual timer value is stored. The value in the timer register increases by one each time an internal clock pulse is received or an external transition occurs on the external timer pin. The timer will count from the initial value loaded by the preload register to the full count of FFH for the 8-bit Timer/Event Counter, at which point the timer overflows and an internal interrupt signal is generated. The timer value will then be loaded with the preload register value and continue counting.

Rev. 1.20 61 November 06, 2019

HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU

Note that to achieve a maximum full range count of FFH, the preload register must first be cleared. Note that if the Timer/Event Counter is in an off condition and data is written to its preload register, this data will be immediately written into the actual counter. However, if the counter is enabled and counting, any new data written into the preload data register during this period will remain in the preload register and will only be written into the actual counter until an overflow occurs.

TMR Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: Timer preload register byte

Timer Control Register - TMRC

The flexible features of the Holtek microcontroller Timer/Event Counter are implemented by operating in three different modes, the options of which are determined by the contents of control register bits.

The Timer Control Register is known as TMRC. It is the Timer Control Register together with its corresponding timer register that controls the full operation of the Timer/Event Counter. Before the timer can be used, it is essential that the Timer Control Register is fully programmed with the right data to ensure its correct operation, a process that is normally carried out during program initialisation.

To select which of the three modes the timer is to operate in, namely the Timer Mode, the Event Counter Mode or the Pulse Width Capture Mode, the TM1 \sim TM0 bits in the Timer Control Register must be set to the required logic levels. The timer-on bit TON provides the basic on/off control of the respective timer. Setting the bit to high allows the counter to run. Clearing the bit stops the counter. When the internal clock source is used, it can be sourced from the f_{SYS} or f_{SUB} clock selected by setting the TS bit. Bits TPSC2 \sim TPSC0 determine the division ratio of the selected clock source. The internal clock selection will have no effect if an external clock source is used. If the timer is in the Event Counter or Pulse Width Capture Mode, the active transition edge type is selected by the logic level of the TEG bit in the Timer Control Register.

TMRC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-------|-------|-------|
| Name | TM1 | TM0 | TS | TON | TEG | TPSC2 | TPSC1 | TPSC0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 1 | 0 | 0 | 0 |

Bit 7~6 TM1~TM0: Timer/Event Counter operating mode selection

00: Unused

01: Event Counter Mode

10: Timer Mode

11: Pulse Width Capture Mode

Bit 5 TS: Timer f_{TP} clock source selection

0: f_{SYS} 1: f_{SUB}

1. 18

Bit 4 **TON**: Timer/Event Counter counting enable

0: Disable 1: Enable

Rev. 1.20 62 November 06, 2019



Bit 3 TEG: Timer/Event Counter active edge selection Event Counter Mode 0: Count on rising edge 1: Count on falling edge Pulse Width Capture Mode 0: Start counting on falling edge, stop on rising edge 1: Start counting on rising edge, stop on falling edge Bit 2~0 TPSC2~TPSC0: Timer internal clock selection 000: f_{TP} 001: $f_{TP}/2$ 010: $f_{TP}/4$ 011: $f_{TP}/8$ 100: $f_{TP}/16$ $101: f_{TP}/32$ 110: $f_{TP}/64$ 111: f_{TP}/128


Timer/Event Counter Operating Modes

The Timer/Event Counter can operate in one of three operating modes, Timer Mode, Event Counter Mode or Pulse Width Capture Mode. The operating mode is selected using the TM1 and TM0 bits in the TMRC register.

Timer Mode

To select this mode, bits TM1 and TM0 in the TMRC register should be set to "10" respectively. In this mode, the Timer/Event Counter can be utilised to measure fixed time intervals, providing an internal interrupt signal each time the Timer/Event Counter overflows.

When operating in this mode the internal clock f_{TP} is used as the timer clock, which can be selected to be devirved from f_{SYS} or f_{SUB} by setting the TS bit in the TMRC register. The division of the f_{TP} clock is selected by the TPS2~TPS0 bits in the same register. The timer-on bit TON must be set high to enable the timer to run. Each time an internal clock high to low transition occurs, the timer increases by one. When the timer reaches its maximum 8-bit, FFH Hex, value and overflows, an interrupt signal is generated and the timer will reload the value already loaded into the preload register and continue counting. It should be noted that in the Timer mode, even if the device is in the IDLE/SLEEP mode, if the selected internal clock is still activated and a timer overflow occurs, it will generate a timer interrupt and corresponding wake-up source.



Event Counter Mode

To select this mode, bits TM1 and TM0 in the TMRC register should be set to "01" respectively. In this mode, a number of externally changing logic events, occurring on the external timer TC pin, can be recorded by the Timer/Event Counter.


When operating in this mode, the external timer pin, TC, is used as the Timer/Event Counter clock source. After the other bits in the Timer Control Register have been properly configured, the enable bit TON, can be set high to enable the Timer/Event Counter. If the Active Edge Selection bit, TEG, is low, the Timer/Event Counter will increase each time the TC pin receives a low to high

Rev. 1.20 63 November 06, 2019

HT66F0021/HT66F0031/HT66F0041 1K/2K Low-Cost A/D Flash MCU

transition. If the TEG bit is high, the counter will increase each time the TC pin receives a high to low transition. When it is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC is pin-shared with other pin functions, the TC pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Event Counter mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC pin. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



Event Counter Mode Timing Chart (TEG=1)

Pulse Width Capture Mode

To select this mode, bits TM1 and TM0 in the TMRC register should be set to "11" respectively. In this mode, the Timer/Event Counter can be utilised to measure the width of external pulses applied to the external timer pin.

When operating in this mode the internal clock f_{TP} is used as the timer clock, which can be selected to be devirved from f_{SYS} or f_{SUB} by setting the TS bit in the TMRC register. The division of the f_{TP} clock is selected by the TPS2~TPS0 bits in the same register. After the other bits in the Timer Control Register have been properly configured, the enable bit TON, can be set high to enable the Timer/Event Counter, however it will not actually start counting until an active edge is received on the TC pin.

If the active Edge Selection bit TEG is low, once a high to low transition has been received on the TC pin, the Timer/Event Counter will start counting based on the internal selected clock source until the TC pin returns to its original high level. At this point the enable bit will be automatically reset to zero and the Timer/Event Counter will stop counting. If the Active Edge Selection bit is high, the Timer/Event Counter will begin counting once a low to high transition has been received on the TC pin and stop counting when the external timer pin returns to its original low level. As before, the enable bit will then be automatically reset to zero. It is important to note that in the pulse width capture Mode, the enable bit is automatically reset to zero when the external control signal on the TC pin returns to its original level, whereas in the other two modes the enable bit can only be reset to zero under application program control.


The residual value in the Timer/Event Counter, which can now be read by the program, therefore represents the length of the pulse received on the TC pin. As the enable bit has now been reset, any further transitions on the external timer pin will be ignored. The timer cannot begin further pulse width capture until the enable bit is set high again by the application program. In this way, single shot pulse measurements can be easily made. It should be noted that in this mode the Timer/Event Counter is controlled by logical transitions on the external timer pin and not by the logic level. When the Timer/Event Counter is full and overflows, an interrupt signal is generated and the Timer/Event Counter will reload the value already loaded into the preload register and continue counting.

As the external timer pin TC is pin-shared with other pin functions, the TC pin function must first be selected using relevant pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. It should be noted that in the Pulse

Rev. 1.20 64 November 06, 2019



Width Capture mode, even if the device is in the IDLE/SLEEP Mode, the Timer/Event Counter will continue to record externally changing logic events on the TC pin if the internal clock source is still activated and the external signal continues to change state. As a result when the timer overflows it will generate a timer interrupt and corresponding wake-up source.



Pulse Width Capture Mode Timing Chart (TEG=0)

Programming Considerations

When running in the Timer Mode, the internal timer clock is used as the timer clock source and is therefore synchronised with the overall operation of the microcontroller. In this mode when the timer register is full, the microcontroller will generate an internal interrupt signal directing the program flow to the respective internal interrupt vector. For the Pulse Width Capture Mode, the internal timer clock is also used as the timer clock source but the timer will only run when the correct logic condition appears on the external timer input pin. As this is an external event and not synchronised with the internal timer clock, the microcontroller will only see this external event when the next timer clock pulse arrives. As a result, there may be small errors in measured values requiring programmers to take this into account during programming. The same applies if the timer is configured to operate in the Event Counter Mode, which again is an external event and not synchronised with the internal timer clock.

When the Timer/Event Counter is read, or if data is written to the preload register, the clock is inhibited to avoid errors, however as this may result in a counting error, it should be taken into account by the programmer. Care must be taken to ensure that the timers are properly initialised before using them for the first time. The associated timer enable bit in the interrupt control register must be properly set otherwise the internal interrupt associated with the timer will remain inactive. The active edge selection, timer operating mode selection and clock source control bits in timer control register must also be correctly issued to ensure the timer is properly configured for the required applications. It is also important to ensure that a desired initial value is first loaded into the timer register before the timer is switched on. After the timer has been initialised the timer can be turned on and off by controlling the enable bit in the timer control register.


When the Timer/Event Counter overflows, its corresponding interrupt request flag in the interrupt control register will be set to generate an interrupt signal. If the Timer/Event Counter interrupt is enabled this will in turn allow program branch to its interrupt vector. However irrespective of whether the interrupt is enabled or not, a Timer/Event Counter overflow will also generate a wake-up signal if the device is in the IDLE/SLEEP mode. This situation may occur if the Timer/Event Counter internal clock source is still activated or if the external signal continues to change state. In such cases, the Timer/Event Counter will continue to count and if an overflow occurs the device will be woken up. To prevent such a wake-up from occurring, the timer interrupt request flag should first be set high before issuing the "HALT" instruction to enter the IDLE/SLEEP mode.

Rev. 1.20 65 November 06, 2019



Pulse Width Modulator - HT66F0021/HT66F0031

The devices contain an 8-bit pulse width modulation function. Useful for applications such as buzzer control, the PWM function provides one output with a fixed frequency but with a duty cycle that can be varied by setting particular values into the PWMDATA register.



PWM Block Diagram

PWM Registers Description

There two registers control the overall operation of the Pulse Width Modulator channel. These are the data register, PWMDATA and a single control register, PWMC.

| Register | | Bit | | | | | | | | | | |
|----------|-------|---------|---------|----|----|----|----|--------|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PWMC | PWMEN | PWMDIV1 | PWMDIV0 | _ | _ | _ | _ | PWMSEL | | | | |
| PWMDATA | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |

PWM Register List

PWMC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|---------|---------|---|---|---|---|--------|
| Name | PWMEN | PWMDIV1 | PWMDIV0 | _ | | _ | _ | PWMSEL |
| R/W | R/W | R/W | R/W | _ | _ | _ | _ | R/W |
| POR | 0 | 0 | 0 | _ | | _ | _ | 0 |

Bit 7 **PWMEN**: PWM enable control

0: Disable 1: Enable

Note: 1. When the PWMEN bit is cleared to zero to disable the PWM function, the internal PWMO signal will be pulled low. However, the external PWMO pin status will be floating when the multi-functional pin is selected as a PWMO output and the PWMEN bit is cleared to zero.

After the PWMEN bit is set high, the first PWM modulation cycle period and cycle may not match the expected waveform. The PWM output will be normal after the first PWM cycle.

Bit 6~5 **PWMDIV1~PWMDIV0**: f_{DIV} frequency selection

 $\begin{array}{l} 00: \ f_{DIV} \!\! = \!\! f_{SYS} \\ 01: \ f_{DIV} \!\! = \!\! f_{SYS} \! / 2 \\ 10: \ f_{DIV} \!\! = \!\! f_{SYS} \! / 3 \\ 11: \ f_{DIV} \!\! = \!\! f_{SYS} \! / 4 \end{array}$

Rev. 1.20 66 November 06, 2019



Bit 4~1 Unimplemented, read as "0"

Bit 0 PWMSEL: PWM mode selection

0: (6+2) bits mode 1: (7+1) bits mode

• PWMDATA Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit $7 \sim 0$ **D7\simD0**: PWM output duty cycle PWMD bit $7 \sim$ bit 0

Note that the duty cycle value PWMD, once being changed, will reflect on the PWMO output signal immediately. Therefore, a sudden PWM duty change will occur in the current PWM cycle, resulting in undesired waveform, which only lasts a PWM cycle. Starting from the next new PWM cycle, the PWM duty will be in accordance with the new PWMD value.

PWM Operation

The PWMC register and PWMDATA register are assigned to the Pulse Width Modulator channel. The PWM channel has a data register, PWMDATA, the content of which is an 8-bit data, abbreviated as PWMD, representing the overall duty cycle of one modulation cycle of the output waveform. To increase the PWM modulation frequency, each modulation cycle is subdivided into two or four individual modulation subsections, known as the (7+1) bits mode or (6+2) bits mode respectively. The PWM counter clock frequency, f_{DIV} , comes from f_{SYS} or its division. The required mode, clock source selection and the enable/disable control for the PWM channel are selected using the PWMC register. Note that when using the PWM, it is only necessary to write the required value into the PWMDATA register and select the required mode, clock source and enable/disable control using the PWMC register, the subdivision of the waveform into its sub-modulation cycles is implemented automatically within the microcontroller hardware.

This method of dividing the original modulation cycle into a further two or four sub-cycles enables the generation of higher PWM frequencies which allow a wider range of applications to be served. The difference between what is known as the PWM cycle frequency and the PWM modulation frequency should be understood. As the PWM clock is $f_{\rm DIV}$, and as the PWM value is 8-bits wide, the overall PWM cycle frequency is $f_{\rm DIV}/256$. However, when in the (7+1) mode the PWM modulation frequency will be $f_{\rm DIV}/128$, while the PWM modulation frequency for the (6+2) mode will be $f_{\rm DIV}/64$.

(6+2) Bits PWM Mode Modulation

A (6+2) bits mode PWM cycle is divided into four modulation cycles, which are named as Modulation cycle $0 \sim \text{Modulation}$ cycle 3. Each modulation cycle has 64 PWM input clock periods. In the (6+2) bits PWM mode, the PWMD is divided into two groups. Group 1 is denoted by DC which is the value of PWMD bit $7 \sim \text{bit } 2$. Group 2 is denoted by AC which is the value of PWMD bit $1 \sim \text{bit } 0$. The modulation frequency, modulation cycle duty, PWM cycle frequency and PWM cycle duty of the (6+2) bits mode PWM output signals are summarized in the following table.


| Modulation Frequency | Modulation Cycle i | | dulation cle Duty | PWM Cycle Frequency | PWM Cycle Duty |
|-------------------------|-----------------------|--|----------------------|------------------------|-------------------|
| f _{DIV} /64 | i=0~3 | i <ac< td=""><td>(DC+1)/64</td><td>f_{DIV}/256</td><td>PWMD/256</td></ac<> | (DC+1)/64 | f _{DIV} /256 | PWMD/256 |
| | 1-0~3 | i≥AC | DC/64 | I _{DIV} /230 | P VVIVID/250 |

(6+2) Bits PWM Mode Summary

Rev. 1.20 67 November 06, 2019



The following diagram illustrates the waveforms associated with the (6+2) bits mode of PWM operation. It is important to note how the single PWM cycle is subdivided into 4 individual modulation cycles, numbered from $0\sim3$ and how the AC value is related to the PWM value. The waveforms of PWM outputs are as shown below.




(6+2) Bits PWM Mode Modulation Waveform

(7+1) Bits PWM Mode Modulation

A (7+1) bits mode PWM cycle is divided into two modulation cycles, which is named as Modulation cycle $0 \sim \text{Modulation}$ cycle 1. Each modulation cycle has 128 PWM input clock periods. In the (7+1) bits PWM mode, the PWMD is divided into two groups. Group 1 is denoted by DC which is the value of PWMD bit $7 \sim \text{bit } 1$. Group 2 is denoted by AC which is the value of PWMD bit 0. The modulation frequency, modulation cycle duty, PWM cycle frequency and PWM cycle duty of the (7+1) bits mode PWM output signals are summarized in the following table.

| Modulation Frequency | Modulation Cycle i | | odulation cle Duty | PWM Cycle Frequency | PWM Cycle Duty |
|-------------------------|-----------------------|--|-----------------------|------------------------|-------------------|
| f _{DIV} /128 | i=0~1 | i <ac< td=""><td>(DC+1)/128</td><td>fpiv/256</td><td>PWMD/256</td></ac<> | (DC+1)/128 | fpiv/256 | PWMD/256 |
| | 1-0~1 | i≥AC | DC/128 | IDIV/230 | F VVIVID/250 |

(7+1) Bits PWM Mode Summary




(7+1) Bits PWM Mode Modulation Waveform

Rev. 1.20 68 November 06, 2019



Pulse Width Modulator - HT66F0041

This device contains an 8-bit pulse width modulation function. The PWM function has complimentary outputs for maximum application flexibility.



PWM Block Diagram

PWM Registers Description

There are three registers control the overall operation of the Pulse Width Modulator function. These are the PWM period register, PWMP, PWM duty register, PWMD and a single control register, PWMC.

| Register | | Bit | | | | | | | | | | |
|----------|--------|--------|-------|-------|--------|---------|----|----|--|--|--|--|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | | |
| PWMC | PWMCK1 | PWMCK0 | PWMCS | PWMON | PWMOUT | PWMBOUT | _ | _ | | | | |
| PWMD | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |
| PWMP | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | | | | |

PWM Register List

PWMC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|-----------------|-------|--------|---------|---|---|
| Name | PWMCK1 | PWMCK0 | PWMCS | PWMON | PWMOUT | PWMBOUT | _ | _ |
| R/W | R/W | R/W | R/W R/W R/W R/W | | _ | _ | | |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | _ | _ |

Bit 7~6 **PWMCK1~PWMCK0**: PWM counter clock selection

 $00 \colon f_{\text{TP}}$

01: $f_{TP}/2$

10: $f_{TP}/4$

11: f_{TP}/8

Bit 5 **PWMCS**: PWM counter clock source selection

 $0: f_{\text{HIRC}}$

1: flirc

Bit 4 **PWMON**: PWM function enable control

0: Disable - PWM counter = 0

1: Enable

When the PWMON bit is cleared to zero to disable the PWM function, the external PWM pin status will be floating when the multi-functional pins are selected as PWM and PWMB outputs.

Bit 3 **PWMOUT**: PWM output enable control

0: Disable

1: Enable

When the PWMOUT bit is cleared to zero, the external PWM pin status will be floating when the multi-functional pin is selected as a PWM output.

Bit 2 **PWMBOUT**: PWMB output enable control

0: Disable

1: Enable

When the PWMBOUT bit is cleared to zero, the external PWMB pin status will be floating when the multi-functional pin is selected as a PWMB output.

Bit 1~0 Unimplemented, read as "0"



• PWMP Register

| Bit | 7 | 6 | 5 | 5 4 | | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~0 **D7~D0**: 8-bit PWM period register

PWMD Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-----|-----|-----|-----|-----|-----|-----|-----|
| Name | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |


Bit 7~0 **D7~D0**: 8-bit PWM duty register

If PWMD value is larger than or equal to PWMP value, the PWM always output a high level. If the PWMD value is less than PWMP value, the PWM always output a low level.

PWM Operation

The PWM function is controlled by the PWMON bit in the PWMC register and its complementary outputs are controlled by the PWMOUT and PWMBOUT bits respectively. The PWM signal generator is driven by the f_{HIRC} or f_{LIRC} clock selected by the PWMCS bit, and can generate PWM signals, with a variable duty and period cycles by configuring the 8-bit PWMD and PWMP registers. The PWM signal period is dependent upon the PWM counter clock which is set by the PWMCK1~PWMCK0 bits in the PWMC register and determined by the PWMP register. The PWM signal duty is determined by the PWMD register content.

After the PWMD and PWMP register values are changed by the software, the new data will be updated by the hardware when the PWM counter is cleared to zero.



Rev. 1.20 70 November 06, 2019



Analog to Digital Converter


The need to interface to real world analog signals is a common requirement for many electronic systems. However, to properly process these signals by a microcontroller, they must first be converted into digital signals by A/D converters. By integrating the A/D conversion electronic circuitry into the microcontroller, the need for external components is reduced significantly with the corresponding follow-on benefits of lower costs and reduced component space requirements.

A/D Converter Overview

These devices contain a multi-channel analog to digital converter which can directly interface to external analog signals, such as that from sensors or other control signals, or the internal analog signal, such as the A/D power divided by 4, and convert these signals directly into a 10-bit digital value. When the external analog signal is to be converted, the corresponding pin-shared control bit should first be properly configured and then the desired external channel input should be selected using the SACS3~SACS0 bits. More detailed information about the A/D input signal selection is described in the "A/D Converter Control Registers" and "A/D Converter Input Signals" sections respectively.

| External Input Channels | Internal Signal | A/D Channel Select Bits |
|-------------------------|---------------------|-------------------------|
| 4: AN0~AN3 | AV _{DD} /4 | SACS3~SACS0 |

The accompanying block diagram shows the overall internal structure of the A/D converter together with its associated registers.



A/D Converter Structure

A/D Converter Register Description

Overall operation of the A/D converter is controlled using four registers. A read only register pair exists to store the A/D converter data 10-bit single value. The remaining two registers are control registers which configure the operating and control function of the A/D converter.

Rev. 1.20 71 November 06, 2019



| Register | | | | В | it | | | |
|--------------------|--------------|------------------|--------|--------|-------------|---------------|-------|--------|
| Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| SADOL (ADRFS=0) | D1 | D0 | _ | _ | _ | _ | _ | _ |
| SADOL (ADRFS=1) | D7 | D7 D6 D5 D4 D3 D | | D2 | D1 | D0 | | |
| SADOH (ADRFS=0) | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 |
| SADOH (ADRFS=1) | _ | _ | | | _ | _ | D9 | D8 |
| SADC0 | START | ADBZ | ADCEN | ADRFS | SACS3 SACS2 | | SACS1 | SACS0 |
| SADC1 | SAINS2 SAINS | | SAINS0 | SAVRS1 | SAVRS0 | SAVRS0 SACKS2 | | SACKS0 |
| VBGC | | | _ | _ | VBGEN | _ | _ | _ |

A/D Converter Register List

A/D Converter Data Registers - SADOL, SADOH

As the internal A/D converter provides a 10-bit digital conversion value, it requires two data registers to store the converted value. These are a high byte register, known as SADOH, and a low byte register, known as SADOL. After the conversion process takes place, these registers can be directly read by the microcontroller to obtain the digitised conversion value. As only 10 bits of the 16-bit register space is utilised, the format in which the data is stored is controlled by the ADRFS bit in the SADC0 register, as shown in the accompanying table. D0~D9 are the conversion result data bits. Any unused bits will be read as zero. Note that A/D data registers contents will be unchanged if the A/D converter is disabled.

| ADDEC | ADRFS SADOH | | | | | | | SADOL | | | | | | | | |
|-------|-------------|----|----|----|----|----|----|-------|----|----|----|----|----|----|----|----|
| ADKES | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
| 0 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 | 0 | 0 | 0 | 0 | 0 | 0 |
| 1 | 0 | 0 | 0 | 0 | 0 | 0 | D9 | D8 | D7 | D6 | D5 | D4 | D3 | D2 | D1 | D0 |

A/D Converter Data Registers

A/D Converter Control Registers - SADC0, SADC1

To control the function and operation of the A/D converter, two control registers known as SADC0 and SADC1 are provided. These 8-bit registers define functions such as the selection of which analog channel is connected to the internal A/D converter, the digitised data format, the A/D clock source as well as controlling the start function and monitoring the A/D converter busy status. As each device contains only one actual analog to digital converter hardware circuit, each of the external analog signal inputs must be routed to the converter. The SAINS2~SAINS0 bits in the SADC1 register are used to determine that the analog signal to be converted comes from the internal analog signal or external analog channel input. The SACS3~SACS0 bits in the SADC0 register are used to determine which external channel input is selected to be converted.

The relevant pin-shared function selection bits determine which pins on I/O Ports are used as analog inputs for the A/D converter input and which pins are not to be used as the A/D converter input. When the pin is selected to be an A/D input, its original function whether it is an I/O or other pin-shared function will be removed. In addition, any internal pull-high resistor connected to the pin will be automatically removed if the pin is selected to be an A/D converter input.

Rev. 1.20 72 November 06, 2019



SADC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|-------|------|-------|-------|-------|-------|-------|-------|
| Name | START | ADBZ | ADCEN | ADRFS | SACS3 | SACS2 | SACS1 | SACS0 |
| R/W | R/W | R | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 START: Start the A/D conversion

 $0 \rightarrow 1 \rightarrow 0$: Start

This bit is used to initiate an A/D conversion process. The bit is normally low but if set high and then cleared low again, the A/D converter will initiate a conversion process.

Bit 6 ADBZ: A/D converter busy flag

0: No A/D conversion is in progress

1: A/D conversion is in progress

This read only flag is used to indicate whether the A/D conversion is in progress or not. When the START bit is set from low to high and then to low again, the ADBZ flag will be set to 1 to indicate that the A/D conversion is initiated. The ADBZ flag will be cleared to 0 after the A/D conversion is complete.

Bit 5 ADCEN: A/D converter function enable control

0: Disable 1: Enable

This bit controls the A/D internal function. This bit should be set to 1 to enable the A/D converter. If the bit is cleared to zero, then the A/D converter will be switched off reducing the device power consumption. When the A/D converter function is disabled, the contents of the A/D data register pair known as SADOH and SADOL will be unchanged.

Bit 4 ADRFS: A/D converter data format selection

0: A/D converter data format → SADOH=D[9:2]; SADOL=D[1:0]

1: A/D converter data format → SADOH=D[9:8]; SADOL=D[7:0]

This bit controls the format of the 10-bit converted A/D value in the two A/D data registers. Details are provided in the A/D data register section.

Bit 3~0 SACS3~SACS0: A/D converter external analog channel input selection

0000: AN0 0001: AN1

0010: AN2 0011: AN3

0100~1111: Undefined, input floating

SADC1 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|--------|--------|--------|--------|--------|--------|--------|--------|
| Name | SAINS2 | SAINS1 | SAINS0 | SAVRS1 | SAVRS0 | SACKS2 | SACKS1 | SACKS0 |
| R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | 0 | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7~5 SAINS0: A/D converter input signal selection

000: External input – External analog channel input

001: Unused, connected to ground

010: Unused, connected to ground

011: Unused, connected to ground

100: Internal input – Internal A/D power supply voltage, AV_{DD}/4

101~111: External input – External analog channel input

Care must be taken if the SAINS2~SAINS0 bits are set to "100" to select the internal analog signal to be coverted. When the internal analog signal is selected to be converted, the external input pin must never be selected as the A/D input signal by properly setting the SACS3~SACS0 bits with a value from 0100 to 1111. Otherwise, the external channel input will be connected together with the internal analog signal. This will result in unpredictable situations such as an irreversible damage.



Bit 4~3 SAVRS1~SAVRS0: A/D converter reference voltage selection

00: External VREF pin

01: Internal A/D converter power supply, AV_{DD}

10: Internal OPA output, V_{VR} 11: External VREF pin

These bits are used to select the A/D converter reference voltage. Care must be taken if the SAVRS1~SAVRS0 bits are set to "01" or "10" to select the A/D converter power

supply as the reference voltage source. In this condition, the VREF pin can not be configured as the reference voltage input by properly configuring the corresponding pin-shared function control bit. Otherwise, the external input voltage on the VREF pin will be corrected to at the with the A/D review purply voltage.

will be connected together with the A/D power supply voltage.

Bit 2~0 SACKS2~SACKS0: A/D conversion clock source selection

000: f_{SYS} 001: f_{SYS}/2 010: f_{SYS}/4 011: f_{SYS}/8 100: f_{SYS}/16 101: f_{SYS}/32 110: f_{SYS}/64 111: f_{SYS}/128

These three bits are used to select the clock source for the A/D converter.

VBGC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|-------|---|---|---|
| Name | _ | _ | _ | _ | VBGEN | _ | _ | _ |
| R/W | _ | _ | _ | _ | R/W | _ | _ | _ |
| POR | _ | _ | _ | _ | 0 | _ | _ | _ |

Bit 7~4 Unimplemented, read as "0"

Bit 3 VBGEN: VBG Bandgap reference control

0: Disable 1: Enable

Note that the Bandgap circuit is enabled when the LVR function is enabled or when

the VBGEN bit is set high.

Bit 2~0 Unimplemented, read as "0"

A/D Converter Reference Voltage

The reference voltage supply to the A/D converter can be supplied from the internal A/D power supply voltage, AV_{DD}, or internal operational amplifer output voltage, V_{VR}, or from an external reference source supplied on pin VREF. The desired selection is made using the SAVRS1~SAVRS0 bits. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the power supply voltage. When the SAVRS bit field is set to "01", the A/D converter reference voltage will come from the internal operational amplifer output voltage, V_{VR}. Otherwise, if the SAVRS bit field is set to other value except "01" and "10", the A/D converter reference voltage will come from the VREF pin. As the VREF pin is pin-shared with other functions, when the VREF pin is selected as the reference voltage supply pin, the VREF pin-shared function control bit should be properly configured to disable other pin functions. However, if the A/D power supply voltage is selected as the reference voltage, the VREF pin must not be configured as the reference voltage input function to avoid the internal connection between the VREF pin and the power supply. The analog input values must not be allowed to exceed the selected reference voltage.

Rev. 1.20 74 November 06, 2019



| SAVRS[1:0] | Reference | Description | | | | | |
|------------|------------------|--|--|--|--|--|--|
| 00, 11 | VREF pin | External A/D converter reference pin VREF | | | | | |
| 01 | AV _{DD} | Internal A/D converter power supply voltage | | | | | |
| 10 | V_{VR} | Internal operational amplifer output voltage | | | | | |

A/D Converter Reference Voltage Selection

A/D Converter Input Signals

All the external A/D analog channel input pins are pin-shared with the I/O pins as well as other functions. The corresponding control bits for each A/D external input pin in the PASR register determine whether the input pins are set as A/D converter analog inputs or whether they have other functions. If the pin is set to be as an A/D analog channel input, the original pin functions will be disabled. In this way, pins can be changed under program control to change their function between A/D inputs and other functions. All pull high resistors, which are set through register programming, will be automatically disconnected if the pins are set as A/D inputs. Note that it is not necessary to first set the A/D pin as an input in the port control register to enable the A/D input as when the pin-shared function control bits enable an A/D input, the status of the port control register will be overridden.

If the SAINS2~SAINS0 bits are set to "000" or "101~111", the external analog channel input is selected to be converted and the SACS3~SACS0 bits can determine which actual external channel is selected to be converted. If the SAINS2~SAINS0 bits are set to "100", the $AV_{DD}/4$ voltage is selected to be converted. Note that if the internal analog signal is selected to be converted, the external input channel determined by the SACS3~SACS0 bits must be switched to a non-existed A/D input channel by properly setting the SACS bit field with a value from "0100" to "1111".

| SAINS[2:0] | SACS[3:0] | Input Signals | Description | | |
|------------|-------------|---------------------|---|--|--|
| 000, | 0000~0011 | AN0~AN3 | External channel analog input ANn | | |
| 101~111 | 0100~1111 — | | Floating, no external channel is selected | | |
| 001~011 | 0100~1111 | _ | Unused, connected to ground | | |
| 100 | 0100~1111 | AV _{DD} /4 | Internal A/D converter power supply voltage/4 | | |

A/D Converter Input Signal Selection

A/D Converter Operation

The START bit in the SADC0 register is used to start the A/D conversion. When the microcontroller sets this bit from low to high and then low again, an analog to digital conversion cycle will be initiated.

The ADBZ bit in the SADC0 register is used to indicate whether the analog to digital conversion process is in progress or not. This bit will be automatically set to 1 by the microcontroller after an A/D conversion is successfully initiated. When the A/D conversion is complete, the ADBZ will be cleared to 0. In addition, the corresponding A/D interrupt request flag will be set in the interrupt control register, and if the associated interrupts are enabled, an appropriate internal interrupt signal will be generated. This A/D internal interrupt signal will direct the program flow to the associated A/D internal interrupt address for processing. If the A/D internal interrupt is disabled, the microcontroller can poll the ADBZ bit in the SADC0 register to check whether it has been cleared as an alternative method of detecting the end of an A/D conversion cycle.

The clock source for the A/D converter, which originates from the system clock f_{SYS} , can be chosen to be either f_{SYS} or a subdivided version of f_{SYS} . The division ratio value is determined by the SACKS2~SACKS0 bits in the SADC1 register. Although the A/D clock source is determined by the system clock f_{SYS} and by bits SACKS2~SACKS0, there are some limitations on the A/D clock source speed that can be selected. As the recommended range of permissible A/D clock period, t_{ADCK} , is from $0.5\mu s$ to $10\mu s$, care must be taken for system clock frequencies. For example, if the system

Rev. 1.20 75 November 06, 2019



clock operates at a frequency of 8MHz, the SACKS2~SACKS0 bits should not be set to 000, 001 or 111. Doing so will give A/D clock periods that are less than the minimum A/D clock period or larger than the maximum A/D clock period, which may result in inaccurate A/D conversion values. Refer to the following table for examples, where values marked with an asterisk * show where special care must be taken.

| | A/D Clock Period (t _{ADCK}) | | | | | | | | | | | |
|------------------|--|--|--|--|---|---|---|-----------------------------------|--|--|--|--|
| f _{sys} | SACKS[2:0] = 000 (f _{SYS}) | SACKS[2:0] = 001 (f _{SYS} /2) | SACKS[2:0] = 010 (f _{SYS} /4) | SACKS[2:0] = 011 (f _{sys} /8) | SACKS[2:0] = 100 (f _{SYS} /16) | SACKS[2:0] = 101 (f _{SYS} /32) | SACKS[2:0] = 110 (f _{SYS} /64) | SACKS[2:0] = 111 (fsys/128) | | | | |
| 1MHz | 1µs | 2µs | 4µs | 8µs | 16µs * | 32µs * | 64µs * | 128µs * | | | | |
| 2MHz | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs * | 32µs * | 64µs * | | | | |
| 4MHz | 250ns * | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs * | 32µs * | | | | |
| 8MHz | 125ns * | 250ns * | 500ns | 1µs | 2µs | 4µs | 8µs | 16µs * | | | | |

A/D Clock Period Examples


Controlling the power on/off function of the A/D converter circuitry is implemented using the ADCEN bit in the SADC0 register. This bit must be set high to power on the A/D converter. When the ADCEN bit is set high to power on the A/D converter internal circuitry a certain delay, as indicated in the timing diagram, must be allowed before an A/D conversion is initiated. Even if no pins are selected for use as A/D inputs, if the ADCEN bit is high, then some power will still be consumed. In power conscious applications it is therefore recommended that the ADCEN is set low to reduce power consumption when the A/D converter function is not being used.

Conversion Rate and Timing Diagram

A complete A/D conversion contains two parts, data sampling and data conversion. The data sampling which is defined as t_{ADS} takes 4 A/D clock cycles and the data conversion takes 10 A/D clock cycles. Therefore a total of 14 A/D clock cycles for an external input A/D conversion which is defined as t_{ADC} are necessary.

Maximum single A/D conversion rate = A/D clock period / 14

The accompanying diagram shows graphically the various stages involved in an analog to digital conversion process and its associated timing. After an A/D conversion process has been initiated by the application program, the microcontroller internal hardware will begin to carry out the conversion, during which time the program can continue with other functions. The time taken for the A/D conversion is $14 \, t_{ADCK}$ clock cycles where t_{ADCK} is equal to the A/D clock period.



A/D Conversion Timing - External Channel Input

Rev. 1.20 76 November 06, 2019



Summary of A/D Conversion Steps

The following summarises the individual steps that should be executed in order to implement an A/D conversion process.

• Step 1

Select the required A/D conversion clock by correctly programming bits SACKS2~SACKS0 in the SADC1 register.

• Step 2

Enable the A/D converter by setting the ADCEN bit in the SADC0 register to "1".

• Step 3

Select which signal is to be connected to the internal A/D converter by correctly configuring the SAINS bit field in the SADC1 register.

Select the external channel input to be converted, go to Step 4.

Select the internal analog signal to be converted, go to Step 5.

• Step 4

If the A/D input signal comes from the external channel input selected by configuring the SAINS bit field, the corresponding pin should be configured as A/D input function by configuring the relevant pin-shared function control bits. The desired analog channel then should be selected by configuring the SACS bit field. After this step, go to Step 6.

• Step 5

Before the A/D input signal is selected to come from the internal analog signal by configuring the SAINS bit field, the corresponding external input pin must be switched to a non-existed channel input by setting the SACS3~SACS0 bits with a value from 0100 to 1111. The desired internal analog signal then can be selected by configuring the SAINS bit field. After this step, go to Step 6.

• Step 6

Select the reference voltage source by configuring the SAVRS1~SAVRS0 bits in the SADC1 register. If the A/D power supply voltage or the operational amplifier output voltage is selected, the external reference input pin function must be disabled by properly configuring the corresponding pin-shared control bits.

• Step 7

Select A/D converter output data format by setting the ADRFS bit in the SADC0 register.

• Step 8

If the A/D conversion interrupt is used, the interrupt control registers must be correctly configured to ensure the A/D interrupt function is active. The master interrupt control bit, EMI, and the A/D conversion interrupt control bit, ADE, must both be set high in advance.

• Step 9

The A/D conversion procedure can now be initialized by setting the START bit from low to high and then low again.

• Step 10

If A/D conversion is in progress, the ADBZ flag will be set high. After the A/D conversion process is complete, the ADBZ flag will go low and then the output data can be read from SADOH and SADOL registers.

Note: When checking for the end of the conversion process, if the method of polling the ADBZ bit in the SADC0 register is used, the interrupt enable step above can be omitted.



Programming Considerations

During microcontroller operations where the A/D converter is not being used, the A/D internal circuitry can be switched off to reduce power consumption, by clearing bit ADCEN to 0 in the SADC0 register. When this happens, the internal A/D converter circuits will not consume power irrespective of what analog voltage is applied to their input lines. If the A/D converter input lines are used as normal I/Os, then care must be taken as if the input voltage is not at a valid logic level, then this may lead to some increase in power consumption.

A/D Conversion Function

As the device contains a 10-bit A/D converter, its full-scale converted digitised value is equal to 3FFH. Since the full-scale analog input value is equal to the actual A/D converter reference voltage, V_{REF} , this gives a single bit analog input value of V_{REF} divided by 1024.


$$1 LSB = V_{REF} \div 1024$$

The A/D Converter input voltage value can be calculated using the following equation:

A/D input voltage = A/D output digital value
$$\times$$
 V_{REF} \div 1024

The diagram shows the ideal transfer function between the analog input value and the digitised output value for the A/D converter. Except for the digitised zero value, the subsequent digitised values will change at a point 0.5 LSB below where they would change without the offset, and the last full scale digitised value will change at a point 1.5 LSB below the V_{REF} level.

Note that here the V_{REF} voltage is the actual A/D converter reference voltage determined by the SAVRS field.



Ideal A/D Transfer Function

A/D Conversion Programming Examples

The following two programming examples illustrate how to configure and implement an A/D conversion. In the first example, the method of polling the ADBZ bit in the SADC0 register is used to detect when the conversion cycle is complete, whereas in the second example, the A/D interrupt is used to determine when the conversion is complete.

Rev. 1.20 78 November 06, 2019



Example: Using an ADBZ polling method to detect the end of conversion

```
clr ADE
                                           ; disable ADC interrupt
mov a,03h
                                                                     ; select f_{SYS}/8 as A/D clock and
mov SADC1,a
                                                                     ; select external channel input and external reference input
mov a,03h
                                                                      ; set PASR to configure pin ANO and pin VREF (for HT66F0021/0031)
mov PASR, a
mov a,20h
mov SADCO,a
                                                                      ; enable A/D and connect ANO channel to A/D converter
start conversion:
clr START
                                                                       ; high pulse on start bit to initiate conversion
set START
                                                                      ; reset A/D
                                                                      ; start A/D
clr START
polling EOC:
sz ADBZ
                                                                      ; poll the SADCO register ADBZ bit to detect end of A/D conversion
jmp polling_EOC ; continue polling mov a,SADOL ; read low byte continue polling in the continue pollin
                                                                      ; read low byte conversion result value
mov SADOL_buffer,a ; save result to user defined register
mov a,SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
jmp start conversion ; start next A/D conversion
```

Example: Using the interrupt method to detect the end of conversion

```
clr ADE ; disable ADC interrupt
mov a,03h
                     ; select f_{sys}/8 as A/D clock and
mov SADC1,a
                     ; select external channel input and external reference input
mov a,03h
                     ; set PASR to configure pin ANO and pin VREF (for HT66F0021/0031)
mov PASR, a
mov a,20h
mov SADCO, a
                     ; enable A/D and connect ANO channel to A/D converter
Start conversion:
clr START
                     ; high pulse on START bit to initiate conversion
set START
                     ; reset A/D
                     ; start A/D
clr START
                     ; clear ADC interrupt request flag
clr ADF
set ADE
                     ; enable ADC interrupt
set EMI
                     ; enable global interrupt
:
               ; ADC interrupt service routine a ; save ACC to user defined memory
ADC ISR:
mov acc stack,a
mov a, STATUS
mov status stack,a ; save STATUS to user defined memory
:
mov a, SADOL ; read low byte conversion result value
mov SADOL buffer,a ; save result to user defined register
mov a, SADOH ; read high byte conversion result value mov SADOH_buffer,a ; save result to user defined register
EXIT INT ISR:
mov a, status stack
mov STATUS,a ; restore STATUS from user defined memory mov a,acc_stack ; restore ACC from user defined memory
reti
```



Interrupts

Interrupts are an important part of any microcontroller system. When an external event or an internal function such as a Timer requires microcontroller attention, its corresponding interrupt will enforce a temporary suspension of the main program allowing the microcontroller to direct attention to its needs. The devices contain several external interrupt and internal interrupt functions. The external interrupts are generated by the action of the external INT0~INT1 pins, while the internal interrupts are generated by internal functions including the Timer/Event Counter and Time Base.

Interrupt Registers

Overall interrupt control, which basically means the setting of request flags when certain microcontroller conditions occur and the setting of interrupt enable bits by the application program, is controlled by a series of registers, located in the Special Purpose Data Memory, as shown in the accompanying table. The number of registers falls into two categories. The first is the INTCO~INTC1 registers which set the primary interrupts, the second is the INTEG register to set the external interrupt trigger edge type.

Each register contains a number of enable bits to enable or disable individual registers as well as interrupt flags to indicate the presence of an interrupt request. The naming convention of these follows a specific pattern. First is listed an abbreviated interrupt type, then the (optional) number of that interrupt followed by either an "E" for enable/disable bit or "F" for request flag.

| Function | Enable Bit | Request Flag | Notes |
|---------------------|------------|--------------|---|
| Global | EMI | _ | _ |
| INTn Pin | INTnE | INTnF | n=0 (HT66F0021/31) n=0~1 (HT66F0041) |
| Time Base | TBE | TBF | _ |
| Timer/Event Counter | TE | TF | _ |
| A/D Converter | ADE | ADF | _ |

Interrupt Register Bit Naming Conventions

| Pagiotar Nama | | Bit | | | | | | | | | |
|------------------------|---|-----|-------|-------|--------|--------|--------|--------|--|--|--|
| Register Name | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 | | | |
| INTEG (HT66F0021/0031) | _ | _ | _ | _ | _ | _ | INT0S1 | INT0S0 | | | |
| INTEG (HT66F0041) | _ | _ | _ | _ | INT1S1 | INT1S0 | INT0S1 | INT0S0 | | | |
| INTC0 | _ | TF | TBF | INT0F | TE | TBE | INT0E | EMI | | | |
| INTC1 (HT66F0021/0031) | _ | _ | _ | ADF | _ | _ | _ | ADE | | | |
| INTC1 (HT66F0041) | _ | _ | INT1F | ADF | _ | _ | INT1E | ADE | | | |

Interrupt Register List

INTEG Register – HT66F0021/HT66F0031

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|---|--------|--------|
| Name | _ | _ | _ | _ | _ | _ | INT0S1 | INT0S0 |
| R/W | _ | _ | _ | _ | _ | _ | R/W | R/W |
| POR | _ | _ | _ | _ | _ | _ | 0 | 0 |

Bit 7~2 Unimplemented, read as "0"

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Rev. 1.20 80 November 06, 2019



• INTEG Register - HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|--------|--------|--------|--------|
| Name | _ | _ | _ | _ | INT1S1 | INT1S0 | INT0S1 | INT0S0 |
| R/W | _ | _ | _ | _ | R/W | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | 0 | 0 | 0 | 0 |

Bit 7~4 Unimplemented, read as "0"

Bit 3~2 INT1S1~INT1S0: Interrupt edge control for INT1 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

Bit 1~0 INT0S1~INT0S0: Interrupt edge control for INT0 pin

00: Disable01: Rising edge10: Falling edge

11: Rising and falling edges

• INTC0 Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|-----|-----|-------|-----|-----|-------|-----|
| Name | _ | TF | TBF | INT0F | TE | TBE | INT0E | EMI |
| R/W | _ | R/W | R/W | R/W | R/W | R/W | R/W | R/W |
| POR | _ | 0 | 0 | 0 | 0 | 0 | 0 | 0 |

Bit 7 Unimplemented, read as "0"

Bit 6 TF: Timer/Event Counter interrupt request flag

0: No request1: Interrupt request

Bit 5 TBF: Time Base interrupt request flag

0: No request1: Interrupt request

Bit 4 INT0F: INT0 interrupt request flag

0: No request1: Interrupt request

Bit 3 TE: Timer/Event Counter interrupt control

0: Disable 1: Enable

Bit 2 TBE: Time Base interrupt control

0: Disable 1: Enable

Bit 1 **INT0E**: INT0 interrupt control

0: Disable 1: Enable

Bit 0 EMI: Global interrupt control

0: Disable 1: Enable



Bit 4

• INTC1 Register - HT66F0021/HT66F0031

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|-----|---|---|---|-----|
| Name | _ | _ | _ | ADF | _ | _ | _ | ADE |
| R/W | _ | _ | _ | R/W | _ | _ | _ | R/W |
| POR | _ | _ | _ | 0 | _ | _ | _ | 0 |

Bit 7~5 Unimplemented, read as "0"

ADF: A/D converter interrupt request flag

0: No request1: Interrupt request

Bit 3~1 Unimplemented, read as "0"

Bit 0 **ADE**: A/D converter interrupt control

0: Disable 1: Enable

INTC1 Register – HT66F0041

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|-------|-----|---|---|-------|-----|
| Name | _ | _ | INT1F | ADF | _ | _ | INT1E | ADE |
| R/W | _ | _ | R/W | R/W | _ | _ | R/W | R/W |
| POR | _ | _ | 0 | 0 | | _ | 0 | 0 |

Bit 7~6 Unimplemented, read as "0"

Bit 5 INT1F: INT1 interrupt request flag

0: No request1: Interrupt request

Bit 4 ADF: A/D converter interrupt request flag

0: No request1: Interrupt request

Bit 3~2 Unimplemented, read as "0"

Bit 1 INT1E: INT1 interrupt control

0: Disable 1: Enable

Bit 0 ADE: A/D converter interrupt control

0: Disable 1: Enable

Interrupt Operation

When the conditions for an interrupt event occur, such as a timer overflow, the relevant interrupt request flag will be set. Whether the request flag actually generates a program jump to the relevant interrupt vector is determined by the condition of the interrupt enable bit. If the enable bit is set high then the program will jump to its relevant vector; if the enable bit is zero then although the interrupt request flag is set an actual interrupt will not be generated and the program will not jump to the relevant interrupt vector. The global interrupt enable bit, if cleared to zero, will disable all interrupts.


When an interrupt is generated, the Program Counter, which stores the address of the next instruction to be executed, will be transferred onto the stack. The Program Counter will then be loaded with a new address which will be the value of the corresponding interrupt vector. The microcontroller will then fetch its next instruction from this interrupt vector. The instruction at this vector will usually be a "JMP" which will jump to another section of program which is known as the interrupt service routine. Here is located the code to control the appropriate interrupt. The interrupt service routine must be terminated with a "RETI", which retrieves the original Program Counter address from the stack and allows the microcontroller to continue with normal execution at the point where the interrupt occurred.

Rev. 1.20 82 November 06, 2019



The various interrupt enable bits, together with their associated request flags, are shown in the accompanying diagram with their order of priority. All interrupt sources have their own individual vector. Once an interrupt subroutine is serviced, all the other interrupts will be blocked, as the global interrupt enable bit, EMI bit will be cleared automatically. This will prevent any further interrupt nesting from occurring. However, if other interrupt requests occur during this interval, although the interrupt will not be immediately serviced, the request flag will still be recorded.

If an interrupt requires immediate servicing while the program is already in another interrupt service routine, the EMI bit should be set after entering the routine, to allow interrupt nesting. If the stack is full, the interrupt request will not be acknowledged, even if the related interrupt is enabled, until the Stack Pointer is decremented. If immediate service is desired, the stack must be prevented from becoming full. In case of simultaneous requests, the accompanying diagram shows the priority that is applied. All of the interrupt request flags when set will wake-up the device if it is in SLEEP or IDLE Mode, however to prevent a wake-up from occurring the corresponding flag should be set before the device is in SLEEP or IDLE Mode.



External Interrupt

The external interrupt is controlled by signal transitions on the INTn pin. An external interrupt request will take place when the external interrupt request flag, INTnF, is set, which will occur when a transition, whose type is chosen by the edge select bits, appears on the external interrupt pin. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the external interrupt enable bit, INTnE, must first be set. Additionally the correct interrupt edge type must be selected using the INTEG register to enable the external interrupt function and to choose the trigger edge type. As the external interrupt pin is pin-shared with I/O pin, it can only be configured as external interrupt pin if its external interrupt enable bit in the corresponding interrupt register has been set and the external interrupt pin is selected by the corresponding pin-shared function selection bits. The pin must also be set as an input by setting the corresponding bit in the port control register. When the interrupt is enabled, the stack is not full and the correct transition type appears on the external interrupt pin, a subroutine call to the external interrupt vector, will take place. When the interrupt is serviced, the external interrupt request flag, INTnF, will be automatically reset and the EMI bit will be automatically cleared to disable other interrupts. Note that any pull-high resistor selection on the external interrupt pin will remain valid even if the pin is used as an external interrupt input.

Rev. 1.20 83 November 06, 2019



The INTEG register is used to select the type of active edge that will trigger the external interrupt. A choice of either rising or falling or both edge types can be chosen to trigger an external interrupt. Note that the INTEG register can also be used to disable the external interrupt function.


Timer/Event Counter Interrupt

An actual Timer/Event Counter interrupt will take place when the Timer/Event Counter request flag, TF, is set, which occurs when the Timer/Event Counter overflows. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and the Timer/Event Counter Interrupt enable bit, TE, must first be set. When the interrupt is enabled, the stack is not full and the Timer/Event Counter overflows, a subroutine call to its interrupt vector, will take place. When the interrupt is serviced, the Timer/Event Counter Interrupt flag, TF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Time Base Interrupt

The function of the Time Base Interrupt is to provide regular time signal in the form of an internal interrupt. It is controlled by the overflow signals from the timer function. When this happens its interrupt request flag TBF will be set. To allow the program to branch to its interrupt vector address, the global interrupt enable bit, EMI and Time Base enable bit, TBE, must first be set. When the interrupt is enabled, the stack is not full and the Time Base overflows, a subroutine call to its interrupt vector location will take place. When the interrupt is serviced, the interrupt request flag, TBF, will be automatically reset and the EMI bit will be cleared to disable other interrupts.

The purpose of the Time Base Interrupt is to provide an interrupt signal at fixed time periods. Its clock source, f_{PSC} , originates from the internal clock source f_{SYS} , $f_{SYS}/4$ or f_{SUB} and then passes through a divider, the division ratio of which is selected by programming the appropriate bits in the TBC register to obtain longer interrupt periods whose value ranges. The clock source which in turn controls the Time Base interrupt period is selected using the CLKSEL[1:0] bits in the PSCR register.



Time Base Interrupt

PSCR Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|---|---|---|---|---|-------|---------|---------|
| Name | _ | _ | _ | _ | _ | PSCEN | CLKSEL1 | CLKSEL0 |
| R/W | _ | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | _ | _ | _ | _ | _ | 0 | 0 | 0 |

Bit 7~3 Unimplemented, read as "0"

Bit 2 **PSCEN**: Prescaler control

0: Disable 1: Enable

This PSCEN bit is the prescaler clock enable/disable control bit. When the prescale clock is not in use, clearing this bit to zero can reduce extra power consumption.

Bit 1~0 CLKSEL1~CLKSEL0: Prescaler clock source f_{PSC} selection

00: f_{SYS} 01: $f_{SYS}/4$ 1x: f_{SUB}

Rev. 1.20 84 November 06, 2019



TBC Register

| Bit | 7 | 6 | 5 | 4 | 3 | 2 | 1 | 0 |
|------|------|---|---|---|---|-----|-----|-----|
| Name | TBON | _ | _ | _ | _ | TB2 | TB1 | TB0 |
| R/W | R/W | _ | _ | _ | _ | R/W | R/W | R/W |
| POR | 0 | _ | _ | _ | _ | 0 | 0 | 0 |

Bit 7 **TBON**: Time Base control

0: Disable 1: Enable

Bit 6~3 Unimplemented, read as "0"

Bit 2~0 **TB2~TB0**: Time Base Time-out period selection

000: 2⁴/f_{PSC} 001: 2⁵/f_{PSC} 010: 2⁶/f_{PSC} 011: 2⁷/f_{PSC} 100: 2⁸/f_{PSC} 101: 2⁹/f_{PSC} 110: 2¹⁰/f_{PSC} 111: 2¹¹/f_{PSC}

A/D Converter Interrupt

The A/D Converter Interrupt is controlled by the termination of an A/D conversion process. An A/D Converter Interrupt request will take place when the A/D Converter Interrupt request flag, ADF, is set, which occurs when the A/D conversion process finishes. To allow the program to branch to its respective interrupt vector address, the global interrupt enable bit, EMI, and A/D converter Interrupt enable bit, ADE, must first be set. When the interrupt is enabled, the stack is not full and the A/D conversion process has ended, a subroutine call to the A/D Converter Interrupt vector, will take place. When the interrupt is serviced, the A/D Converter Interrupt flag, ADF, will be automatically cleared. The EMI bit will also be automatically cleared to disable other interrupts.

Interrupt Wake-up Function

Each of the interrupt functions has the capability of waking up the microcontroller when in the SLEEP or IDLE Mode. A wake-up is generated when an interrupt request flag changes from low to high and is independent of whether the interrupt is enabled or not. Therefore, even though the device is in the SLEEP or IDLE Mode and its system oscillator stopped, situations such as external edge transitions on the external interrupt pin may cause their respective interrupt flag to be set high and consequently generate an interrupt. Care must therefore be taken if spurious wake-up situations are to be avoided. If an interrupt wake-up function is to be disabled then the corresponding interrupt request flag should be set high before the device enters the SLEEP or IDLE Mode. The interrupt enable bits have no effect on the interrupt wake-up function.

Programming Considerations

By disabling the relevant interrupt enable bits, a requested interrupt can be prevented from being serviced, however, once an interrupt request flag is set, it will remain in this condition in the interrupt register until the corresponding interrupt is serviced or until the request flag is cleared by the application program.

It is recommended that programs do not use the "CALL" instruction within the interrupt service subroutine. Interrupts often occur in an unpredictable manner or need to be serviced immediately. If only one stack is left and the interrupt is not well controlled, the original control sequence will be damaged once a CALL subroutine is executed in the interrupt subroutine.

Rev. 1.20 85 November 06, 2019




Every interrupt has the capability of waking up the microcontroller when it is in the SLEEP or IDLE Mode, the wake up being generated when the interrupt request flag changes from low to high. If it is required to prevent a certain interrupt from waking up the microcontroller then its respective request flag should be first set high before enter SLEEP or IDLE Mode.

As only the Program Counter is pushed onto the stack, then when the interrupt is serviced, if the contents of the accumulator, status register or other registers are altered by the interrupt service program, their contents should be saved to the memory at the beginning of the interrupt service routine.

To return from an interrupt subroutine, either a RET or RETI instruction may be executed. The RETI instruction in addition to executing a return to the main program also automatically sets the EMI bit high to allow further interrupts. The RET instruction however only executes a return to the main program leaving the EMI bit in its present zero state and therefore disabling the execution of further interrupts.

Application Circuits



*: For the HT66F0021; **: For the HT66F0031; ***: For the HT66F0041.

Rev. 1.20 86 November 06, 2019



Instruction Set

Introduction

Central to the successful operation of any microcontroller is its instruction set, which is a set of program instruction codes that directs the microcontroller to perform certain operations. In the case of Holtek microcontroller, a comprehensive and flexible set of over 60 instructions is provided to enable programmers to implement their application with the minimum of programming overheads.

For easier understanding of the various instruction codes, they have been subdivided into several functional groupings.

Instruction Timing

Most instructions are implemented within one instruction cycle. The exceptions to this are branch, call, or table read instructions where two instruction cycles are required. One instruction cycle is equal to 4 system clock cycles, therefore in the case of an 8MHz system oscillator, most instructions would be implemented within 0.5µs and branch or call instructions would be implemented within 1µs. Although instructions which require one more cycle to implement are generally limited to the JMP, CALL, RET, RETI and table read instructions, it is important to realize that any other instructions which involve manipulation of the Program Counter Low register or PCL will also take one more cycle to implement. As instructions which change the contents of the PCL will imply a direct jump to that new address, one more cycle will be required. Examples of such instructions would be "CLR PCL" or "MOV PCL, A". For the case of skip instructions, it must be noted that if the result of the comparison involves a skip operation then this will also take one more cycle, if no skip is involved then only one cycle is required.

Moving and Transferring Data

The transfer of data within the microcontroller program is one of the most frequently used operations. Making use of three kinds of MOV instructions, data can be transferred from registers to the Accumulator and vice-versa as well as being able to move specific immediate data directly into the Accumulator. One of the most important data transfer applications is to receive data from the input ports and transfer data to the output ports.

Arithmetic Operations

The ability to perform certain arithmetic operations and data manipulation is a necessary feature of most microcontroller applications. Within the Holtek microcontroller instruction set are a range of add and subtract instruction mnemonics to enable the necessary arithmetic to be carried out. Care must be taken to ensure correct handling of carry and borrow data when results exceed 255 for addition and less than 0 for subtraction. The increment and decrement instructions INC, INCA, DEC and DECA provide a simple means of increasing or decreasing by a value of one of the values in the destination specified.

Rev. 1.20 87 November 06, 2019



Logical and Rotate Operation

The standard logical operations such as AND, OR, XOR and CPL all have their own instruction within the Holtek microcontroller instruction set. As with the case of most instructions involving data manipulation, data must pass through the Accumulator which may involve additional programming steps. In all logical data operations, the zero flag may be set if the result of the operation is zero. Another form of logical data manipulation comes from the rotate instructions such as RR, RL, RRC and RLC which provide a simple means of rotating one bit right or left. Different rotate instructions exist depending on program requirements. Rotate instructions are useful for serial port programming applications where data can be rotated from an internal register into the Carry bit from where it can be examined and the necessary serial bit set high or low. Another application which rotate data operations are used is to implement multiplication and division calculations.

Branches and Control Transfer

Program branching takes the form of either jumps to specified locations using the JMP instruction or to a subroutine using the CALL instruction. They differ in the sense that in the case of a subroutine call, the program must return to the instruction immediately when the subroutine has been carried out. This is done by placing a return instruction "RET" in the subroutine which will cause the program to jump back to the address right after the CALL instruction. In the case of a JMP instruction, the program simply jumps to the desired location. There is no requirement to jump back to the original jumping off point as in the case of the CALL instruction. One special and extremely useful set of branch instructions are the conditional branches. Here a decision is first made regarding the condition of a certain data memory or individual bits. Depending upon the conditions, the program will continue with the next instruction or skip over it and jump to the following instruction. These instructions are the key to decision making and branching within the program perhaps determined by the condition of certain input switches or by the condition of internal data bits.

Bit Operations

The ability to provide single bit operations on Data Memory is an extremely flexible feature of all Holtek microcontrollers. This feature is especially useful for output port bit programming where individual bits or port pins can be directly set high or low using either the "SET [m].i" or "CLR [m].i" instructions respectively. The feature removes the need for programmers to first read the 8-bit output port, manipulate the input data to ensure that other bits are not changed and then output the port with the correct new data. This read-modify-write process is taken care of automatically when these bit operation instructions are used.

Table Read Operations

Data storage is normally implemented by using registers. However, when working with large amounts of fixed data, the volume involved often makes it inconvenient to store the fixed data in the Data Memory. To overcome this problem, Holtek microcontrollers allow an area of Program Memory to be set as a table where data can be directly stored. A set of easy to use instructions provides the means by which this fixed data can be referenced and retrieved from the Program Memory.

Other Operations

In addition to the above functional instructions, a range of other instructions also exist such as the "HALT" instruction for Power-down operations and instructions to control the operation of the Watchdog Timer for reliable program operations under extreme electric or electromagnetic environments. For their relevant operations, refer to the functional related sections.

Rev. 1.20 88 November 06, 2019



Instruction Set Summary

The following table depicts a summary of the instruction set categorised according to function and can be consulted as a basic instruction reference using the following listed conventions.

Table Conventions

x: Bits immediate data

m: Data Memory address

A: Accumulator

i: 0~7 number of bits

addr: Program memory address

| Mnemonic | Description | Cycles | Flag Affected |
|-----------------|---|-------------------|---------------|
| Arithmetic | | | |
| ADD A,[m] | Add Data Memory to ACC | 1 | Z, C, AC, OV |
| ADDM A,[m] | Add ACC to Data Memory | 1 ^{Note} | Z, C, AC, OV |
| ADD A,x | Add immediate data to ACC | 1 | Z, C, AC, OV |
| ADC A,[m] | Add Data Memory to ACC with Carry | 1 | Z, C, AC, OV |
| ADCM A,[m] | Add ACC to Data memory with Carry | 1 Note | Z, C, AC, OV |
| SUB A,x | Subtract immediate data from the ACC | 1 | Z, C, AC, OV |
| SUB A,[m] | Subtract Data Memory from ACC | 1 | Z, C, AC, OV |
| SUBM A,[m] | Subtract Data Memory from ACC with result in Data Memory | 1 Note | Z, C, AC, OV |
| SBC A,[m] | Subtract Data Memory from ACC with Carry | 1 | Z, C, AC, OV |
| SBCM A,[m] | Subtract Data Memory from ACC with Carry, result in Data Memory | 1 ^{Note} | Z, C, AC, OV |
| DAA [m] | Decimal adjust ACC for Addition with result in Data Memory | 1 Note | С |
| Logic Operation | | | |
| AND A,[m] | Logical AND Data Memory to ACC | 1 | Z |
| OR A,[m] | Logical OR Data Memory to ACC | 1 | Z |
| XOR A,[m] | Logical XOR Data Memory to ACC | 1 | Z |
| ANDM A,[m] | Logical AND ACC to Data Memory | 1 Note | Z |
| ORM A,[m] | Logical OR ACC to Data Memory | 1 Note | Z |
| XORM A,[m] | Logical XOR ACC to Data Memory | 1 Note | Z |
| AND A,x | Logical AND immediate Data to ACC | 1 | Z |
| OR A,x | Logical OR immediate Data to ACC | 1 | Z |
| XOR A,x | Logical XOR immediate Data to ACC | 1 | Z |
| CPL [m] | Complement Data Memory | 1 ^{Note} | Z |
| CPLA [m] | Complement Data Memory with result in ACC | 1 | Z |
| Increment & Dec | rement | | |
| INCA [m] | Increment Data Memory with result in ACC | 1 | Z |
| INC [m] | Increment Data Memory | 1 Note | Z |
| DECA [m] | Decrement Data Memory with result in ACC | 1 | Z |
| DEC [m] | Decrement Data Memory | 1 Note | Z |
| Rotate | | | |
| RRA [m] | Rotate Data Memory right with result in ACC | 1 | None |
| RR [m] | Rotate Data Memory right | 1 Note | None |
| RRCA [m] | Rotate Data Memory right through Carry with result in ACC | 1 | С |
| RRC [m] | Rotate Data Memory right through Carry | 1 Note | С |
| RLA [m] | Rotate Data Memory left with result in ACC | 1 | None |
| RL [m] | Rotate Data Memory left | 1 Note | None |
| RLCA [m] | Rotate Data Memory left through Carry with result in ACC | 1 | С |
| RLC [m] | Rotate Data Memory left through Carry | 1 Note | С |



| Mnemonic | Description | Cycles | Flag Affected |
|------------------|--|-------------------|---------------|
| Data Move | | | |
| MOV A,[m] | Move Data Memory to ACC | 1 | None |
| MOV [m],A | Move ACC to Data Memory | 1 ^{Note} | None |
| MOV A,x | Move immediate data to ACC | 1 | None |
| Bit Operation | | | |
| CLR [m].i | Clear bit of Data Memory | 1 ^{Note} | None |
| SET [m].i | Set bit of Data Memory | 1 ^{Note} | None |
| Branch Operation | 1 | | , |
| JMP addr | Jump unconditionally | 2 | None |
| SZ [m] | Skip if Data Memory is zero | 1 ^{Note} | None |
| SZA [m] | Skip if Data Memory is zero with data movement to ACC | 1 ^{Note} | None |
| SZ [m].i | Skip if bit i of Data Memory is zero | 1 ^{Note} | None |
| SNZ [m].i | Skip if bit i of Data Memory is not zero | 1 ^{Note} | None |
| SIZ [m] | Skip if increment Data Memory is zero | 1 ^{Note} | None |
| SDZ [m] | Skip if decrement Data Memory is zero | 1 ^{Note} | None |
| SIZA [m] | Skip if increment Data Memory is zero with result in ACC | 1 ^{Note} | None |
| SDZA [m] | Skip if decrement Data Memory is zero with result in ACC | 1 ^{Note} | None |
| CALL addr | Subroutine call | 2 | None |
| RET | Return from subroutine | 2 | None |
| RET A,x | Return from subroutine and load immediate data to ACC | 2 | None |
| RETI | Return from interrupt | 2 | None |
| Table Read Opera | ation | | |
| TABRD [m] | Read table (specific page or current page) to TBLH and Data Memory | 2 ^{Note} | None |
| TABRDL [m] | Read table (last page) to TBLH and Data Memory | 2 ^{Note} | None |
| Miscellaneous | | | |
| NOP | No operation | 1 | None |
| CLR [m] | Clear Data Memory | 1 ^{Note} | None |
| SET [m] | Set Data Memory | 1 ^{Note} | None |
| CLR WDT | Clear Watchdog Timer | 1 | TO, PDF |
| CLR WDT1 | Pre-clear Watchdog Timer | 1 | TO, PDF |
| CLR WDT2 | Pre-clear Watchdog Timer | 1 | TO, PDF |
| SWAP [m] | Swap nibbles of Data Memory | 1 ^{Note} | None |
| SWAPA [m] | Swap nibbles of Data Memory with result in ACC | 1 | None |
| HALT | Enter power down mode | 1 | TO, PDF |

Note: 1. For skip instructions, if the result of the comparison involves a skip then up to two cycles are required, if no skip takes place only one cycle is required.

- 2. Any instruction which changes the contents of the PCL will also require 2 cycles for execution.
- 3. For the "CLR WDT1" and "CLR WDT2" instructions the TO and PDF flags may be affected by the execution status. The TO and PDF flags are cleared after both "CLR WDT1" and "CLR WDT2" instructions are consecutively executed. Otherwise the TO and PDF flags remain unchanged.

Rev. 1.20 90 November 06, 2019



Instruction Definition

ADC A,[m] Add Data Memory to ACC with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADCM A,[m] Add ACC to Data Memory with Carry

Description The contents of the specified Data Memory, Accumulator and the carry flag are added.

The result is stored in the specified Data Memory.

Operation $[m] \leftarrow ACC + [m] + C$

Affected flag(s) OV, Z, AC, C

ADD A,[m] Add Data Memory to ACC

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + [m]$ Affected flag(s) OV, Z, AC, C

ADD A,x Add immediate data to ACC

Description The contents of the Accumulator and the specified immediate data are added.

The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC + x$ Affected flag(s) OV, Z, AC, C

ADDM A,[m] Add ACC to Data Memory

Description The contents of the specified Data Memory and the Accumulator are added.

The result is stored in the specified Data Memory.

 $\label{eq:continuous} \begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC + [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$

AND A,[m] Logical AND Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "AND" [m]$

Affected flag(s) Z

AND A,x Logical AND immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bit wise logical AND

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC$ "AND" x

Affected flag(s) Z

ANDM A,[m] Logical AND ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical AND

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "AND" [m]$

Affected flag(s) Z



CALL addr Subroutine call

Description Unconditionally calls a subroutine at the specified address. The Program Counter then

increments by 1 to obtain the address of the next instruction which is then pushed onto the stack. The specified address is then loaded and the program continues execution from this new address. As this instruction requires an additional operation, it is a two cycle instruction.

 $Operation \hspace{1cm} Stack \leftarrow Program \ Counter + 1$

Program Counter \leftarrow addr

Affected flag(s) None

CLR [m] Clear Data Memory

Description Each bit of the specified Data Memory is cleared to 0.

Operation $[m] \leftarrow 00H$ Affected flag(s) None

CLR [m].i Clear bit of Data Memory

Description Bit i of the specified Data Memory is cleared to 0.

Operation [m].i \leftarrow 0 Affected flag(s) None

CLR WDT Clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CLR WDT1 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in

conjunction with CLR WDT2 and must be executed alternately with CLR WDT2 to have effect. Repetitively executing this instruction without alternately executing CLR WDT2 will

have no effect.

Operation WDT cleared

 $\begin{aligned} & TO \leftarrow 0 \\ & PDF \leftarrow 0 \end{aligned}$

TO PPE

Affected flag(s) TO, PDF

CLR WDT2 Pre-clear Watchdog Timer

Description The TO, PDF flags and the WDT are all cleared. Note that this instruction works in conjunction

with CLR WDT1 and must be executed alternately with CLR WDT1 to have effect.

Repetitively executing this instruction without alternately executing CLR WDT1 will have no

effect.

Operation WDT cleared

 $TO \leftarrow 0$ $PDF \leftarrow 0$

Affected flag(s) TO, PDF

CPL [m] Complement Data Memory

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa.

Operation $[m] \leftarrow \overline{[m]}$

Affected flag(s) Z

Rev. 1.20 92 November 06, 2019



CPLA [m] Complement Data Memory with result in ACC

Description Each bit of the specified Data Memory is logically complemented (1's complement). Bits which

previously contained a 1 are changed to 0 and vice versa. The complemented result is stored in

the Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m]$

Affected flag(s) Z

DAA [m] Decimal-Adjust ACC for addition with result in Data Memory

Description Convert the contents of the Accumulator value to a BCD (Binary Coded Decimal) value

resulting from the previous addition of two BCD variables. If the low nibble is greater than 9 or if AC flag is set, then a value of 6 will be added to the low nibble. Otherwise the low nibble remains unchanged. If the high nibble is greater than 9 or if the C flag is set, then a value of 6 will be added to the high nibble. Essentially, the decimal conversion is performed by adding 00H, 06H, 60H or 66H depending on the Accumulator and flag conditions. Only the C flag may be affected by this instruction which indicates that if the original BCD sum is greater than

100, it allows multiple precision decimal addition.

Operation $[m] \leftarrow ACC + 00H$ or

 $[m] \leftarrow ACC + 06H \text{ or }$ $[m] \leftarrow ACC + 60H \text{ or }$ $[m] \leftarrow ACC + 66H$

Affected flag(s) C

DEC [m] Decrement Data Memory

Description Data in the specified Data Memory is decremented by 1.

Operation $[m] \leftarrow [m] - 1$

Affected flag(s) Z

DECA [m] Decrement Data Memory with result in ACC

Description Data in the specified Data Memory is decremented by 1. The result is stored in the

Accumulator. The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] - 1$

Affected flag(s) Z

HALT Enter power down mode

Description This instruction stops the program execution and turns off the system clock. The contents of

the Data Memory and registers are retained. The WDT and prescaler are cleared. The power

down flag PDF is set and the WDT time-out flag TO is cleared.

Operation $TO \leftarrow 0$

PDF $\leftarrow 1$

Affected flag(s) TO, PDF

INC [m] Increment Data Memory

Description Data in the specified Data Memory is incremented by 1.

Operation $[m] \leftarrow [m] + 1$

Affected flag(s) Z

INCA [m] Increment Data Memory with result in ACC

Description Data in the specified Data Memory is incremented by 1. The result is stored in the Accumulator.

The contents of the Data Memory remain unchanged.

Operation $ACC \leftarrow [m] + 1$

Affected flag(s) Z



JMP addr Jump unconditionally

Description The contents of the Program Counter are replaced with the specified address. Program

execution then continues from this new address. As this requires the insertion of a dummy

instruction while the new address is loaded, it is a two cycle instruction.

Operation Program Counter ← addr

Affected flag(s) None

MOV A,[m] Move Data Memory to ACC

Description The contents of the specified Data Memory are copied to the Accumulator.

 $\begin{array}{ll} \text{Operation} & \quad & \text{ACC} \leftarrow [m] \\ \text{Affected flag(s)} & \quad & \text{None} \\ \end{array}$

MOV A,x Move immediate data to ACC

Description The immediate data specified is loaded into the Accumulator.

Operation $ACC \leftarrow x$ Affected flag(s) None

MOV [m],A Move ACC to Data Memory

Description The contents of the Accumulator are copied to the specified Data Memory.

Operation $[m] \leftarrow ACC$ Affected flag(s) None

NOP No operation

Description No operation is performed. Execution continues with the next instruction.

Operation No operation
Affected flag(s) None

OR A,[m] Logical OR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise

logical OR operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" [m]$

Affected flag(s) Z

OR A,x Logical OR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical OR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "OR" x$

Affected flag(s) Z

ORM A,[m] Logical OR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical OR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "OR" [m]$

Affected flag(s) Z

RET Return from subroutine

Description The Program Counter is restored from the stack. Program execution continues at the restored

address.

Operation Program Counter ← Stack

Affected flag(s) None

Rev. 1.20 94 November 06, 2019



RET A,x Return from subroutine and load immediate data to ACC

Description The Program Counter is restored from the stack and the Accumulator loaded with the specified

immediate data. Program execution continues at the restored address.

Operation Program Counter ← Stack

 $ACC \leftarrow x$

Affected flag(s) None

RETI Return from interrupt

Description The Program Counter is restored from the stack and the interrupts are re-enabled by setting the

EMI bit. EMI is the master interrupt global enable bit. If an interrupt was pending when the RETI instruction is executed, the pending Interrupt routine will be processed before returning

to the main program.

Operation Program Counter ← Stack

 $EMI \leftarrow 1$

Affected flag(s) None

RL [m] Rotate Data Memory left

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow [m].7$

Affected flag(s) None

RLA [m] Rotate Data Memory left with result in ACC

Description The contents of the specified Data Memory are rotated left by 1 bit with bit 7 rotated into bit 0.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow [m].7$

Affected flag(s) None

RLC [m] Rotate Data Memory left through Carry

Description The contents of the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7

replaces the Carry bit and the original carry flag is rotated into bit 0.

Operation $[m].(i+1) \leftarrow [m].i; (i=0\sim6)$

 $[m].0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C

RLCA [m] Rotate Data Memory left through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated left by 1 bit. Bit 7 replaces the

Carry bit and the original carry flag is rotated into the bit 0. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation $ACC.(i+1) \leftarrow [m].i; (i=0\sim6)$

 $ACC.0 \leftarrow C$

 $C \leftarrow [m].7$

Affected flag(s) C

RR [m] Rotate Data Memory right

Description The contents of the specified Data Memory are rotated right by 1 bit with bit 0 rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow [m].0$

Affected flag(s) None



RRA [m] Rotate Data Memory right with result in ACC

Description Data in the specified Data Memory is rotated right by 1 bit with bit 0 rotated into bit 7.

The rotated result is stored in the Accumulator and the contents of the Data Memory remain

unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow [m].0$

Affected flag(s) None

RRC [m] Rotate Data Memory right through Carry

Description The contents of the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0

replaces the Carry bit and the original carry flag is rotated into bit 7.

Operation $[m].i \leftarrow [m].(i+1); (i=0\sim6)$

 $[m].7 \leftarrow C$

 $C \leftarrow [m].0$

Affected flag(s) C

RRCA [m] Rotate Data Memory right through Carry with result in ACC

Description Data in the specified Data Memory and the carry flag are rotated right by 1 bit. Bit 0 replaces

the Carry bit and the original carry flag is rotated into bit 7. The rotated result is stored in the

Accumulator and the contents of the Data Memory remain unchanged.

Operation ACC.i \leftarrow [m].(i+1); (i=0 \sim 6)

 $ACC.7 \leftarrow C$ $C \leftarrow [m].0$

Affected flag(s) C

SBC A,[m] Subtract Data Memory from ACC with Carry

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SBCM A,[m] Subtract Data Memory from ACC with Carry and result in Data Memory

Description The contents of the specified Data Memory and the complement of the carry flag are

subtracted from the Accumulator. The result is stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is

positive or zero, the C flag will be set to 1.

Operation $[m] \leftarrow ACC - [m] - \overline{C}$

Affected flag(s) OV, Z, AC, C

SDZ [m] Skip if decrement Data Memory is 0

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0 the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] - 1$

Skip if [m]=0

Affected flag(s) None

Rev. 1.20 96 November 06, 2019



SDZA [m] Skip if decrement Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first decremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0,

the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] - 1$

Skip if ACC=0

Affected flag(s) None

SET [m] Set Data Memory

Description Each bit of the specified Data Memory is set to 1.

Operation $[m] \leftarrow FFH$ Affected flag(s) None

SET [m].i Set bit of Data Memory

Description Bit i of the specified Data Memory is set to 1.

 $\begin{array}{ll} \text{Operation} & \quad [m].i \leftarrow 1 \\ \text{Affected flag(s)} & \quad \text{None} \end{array}$

SIZ [m] Skip if increment Data Memory is 0

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program

proceeds with the following instruction.

Operation $[m] \leftarrow [m] + 1$

Skip if [m]=0

Affected flag(s) None

SIZA [m] Skip if increment Data Memory is zero with result in ACC

Description The contents of the specified Data Memory are first incremented by 1. If the result is 0, the

following instruction is skipped. The result is stored in the Accumulator but the specified Data Memory contents remain unchanged. As this requires the insertion of a dummy

instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not

0 the program proceeds with the following instruction.

Operation $ACC \leftarrow [m] + 1$

Skip if ACC=0

Affected flag(s) None

SNZ [m].i Skip if bit i of Data Memory is not 0

Description If bit i of the specified Data Memory is not 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two

cycle instruction. If the result is 0 the program proceeds with the following instruction.

Operation Skip if [m]. $i \neq 0$

Affected flag(s) None

SUB A,[m] Subtract Data Memory from ACC

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - [m]$

Affected flag(s) OV, Z, AC, C



SUBM A,[m] Subtract Data Memory from ACC with result in Data Memory

Description The specified Data Memory is subtracted from the contents of the Accumulator. The result is

stored in the Data Memory. Note that if the result of subtraction is negative, the C flag will be

cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

 $\begin{array}{ll} \text{Operation} & & [m] \leftarrow ACC - [m] \\ \text{Affected flag(s)} & & \text{OV, Z, AC, C} \end{array}$

SUB A,x Subtract immediate data from ACC

Description The immediate data specified by the code is subtracted from the contents of the Accumulator.

The result is stored in the Accumulator. Note that if the result of subtraction is negative, the C flag will be cleared to 0, otherwise if the result is positive or zero, the C flag will be set to 1.

Operation $ACC \leftarrow ACC - x$ Affected flag(s) OV, Z, AC, C

SWAP [m] Swap nibbles of Data Memory

Description The low-order and high-order nibbles of the specified Data Memory are interchanged.

Operation [m].3 \sim [m].0 \leftrightarrow [m].7 \sim [m].4

Affected flag(s) None

SWAPA [m] Swap nibbles of Data Memory with result in ACC

Description The low-order and high-order nibbles of the specified Data Memory are interchanged. The

result is stored in the Accumulator. The contents of the Data Memory remain unchanged.

Operation ACC.3 \sim ACC.0 \leftarrow [m].7 \sim [m].4

 $ACC.7 \sim ACC.4 \leftarrow [m].3 \sim [m].0$

Affected flag(s) None

SZ [m] Skip if Data Memory is 0

Description If the contents of the specified Data Memory is 0, the following instruction is skipped. As this

requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the program proceeds with the following instruction.

Operation Skip if [m]=0

Affected flag(s) None

SZA [m] Skip if Data Memory is 0 with data movement to ACC

Description The contents of the specified Data Memory are copied to the Accumulator. If the value is zero,

the following instruction is skipped. As this requires the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0 the

program proceeds with the following instruction.

Operation $ACC \leftarrow [m]$

Skip if [m]=0

Affected flag(s) None

SZ [m].i Skip if bit i of Data Memory is 0

Description If bit i of the specified Data Memory is 0, the following instruction is skipped. As this requires

the insertion of a dummy instruction while the next instruction is fetched, it is a two cycle instruction. If the result is not 0, the program proceeds with the following instruction.

Operation Skip if [m].i=0

Affected flag(s) None

Rev. 1.20 98 November 06, 2019



 TABRD [m]
 Read table (specific page or current page) to TBLH and Data Memory

Description The low byte of the program code addressed by the table pointer

(TBHP and TBLP or only TBLP if no TBHP) is moved to the specified Data Memory and the

high byte moved to TBLH.

Operation $[m] \leftarrow program code (low byte)$

TBLH ← program code (high byte)

Affected flag(s) None

TABRDL [m] Read table (last page) to TBLH and Data Memory

Description The low byte of the program code (last page) addressed by the table pointer (TBLP) is moved

to the specified Data Memory and the high byte moved to TBLH.

Operation $[m] \leftarrow \text{program code (low byte)}$

TBLH ← program code (high byte)

Affected flag(s) None

XOR A,[m] Logical XOR Data Memory to ACC

Description Data in the Accumulator and the specified Data Memory perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XORM A,[m] Logical XOR ACC to Data Memory

Description Data in the specified Data Memory and the Accumulator perform a bitwise logical XOR

operation. The result is stored in the Data Memory.

Operation $[m] \leftarrow ACC "XOR" [m]$

Affected flag(s) Z

XOR A,x Logical XOR immediate data to ACC

Description Data in the Accumulator and the specified immediate data perform a bitwise logical XOR

operation. The result is stored in the Accumulator.

Operation $ACC \leftarrow ACC "XOR" x$

Affected flag(s) Z



Package Information

Note that the package information provided here is for consultation purposes only. As this information may be updated at regular intervals users are reminded to consult the <u>Holtek website</u> for the latest version of the <u>Package/Carton Information</u>.


Additional supplementary information with regard to packaging is listed below. Click on the relevant section to be transferred to the relevant website page.

- Package Information (include Outline Dimensions, Product Tape and Reel Specifications)
- The Operation Instruction of Packing Materials
- · Carton information

Rev. 1.20 100 November 06, 2019



8-pin SOP (150mil) Outline Dimensions








| Combal | Dimensions in inch | | | | |
|--------|--------------------|-----------|-------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| A | _ | 0.236 BSC | _ | | |
| В | _ | 0.154 BSC | _ | | |
| С | 0.012 | _ | 0.020 | | |
| C' | _ | 0.193 BSC | _ | | |
| D | _ | _ | 0.069 | | |
| Е | _ | 0.050 BSC | _ | | |
| F | 0.004 | _ | 0.010 | | |
| G | 0.016 | _ | 0.050 | | |
| Н | 0.004 | _ | 0.010 | | |
| α | 0° | _ | 8° | | |


| C. mhal | Dimensions in mm | | | | |
|---------|------------------|----------|------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| A | _ | 6.00 BSC | _ | | |
| В | _ | 3.90 BSC | _ | | |
| С | 0.31 | _ | 0.51 | | |
| C' | _ | 4.90 BSC | _ | | |
| D | _ | _ | 1.75 | | |
| E | _ | 1.27 BSC | | | |
| F | 0.10 | _ | 0.25 | | |
| G | 0.40 | _ | 1.27 | | |
| Н | 0.10 | _ | 0.25 | | |
| α | 0° | _ | 8° | | |

Rev. 1.20 101 November 06, 2019



16-pin NSOP (150mil) Outline Dimensions








| Complete I | Dimensions in inch | | | | |
|------------|--------------------|-----------|-------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| A | _ | 0.236 BSC | _ | | |
| В | _ | 0.154 BSC | _ | | |
| С | 0.012 | _ | 0.020 | | |
| C' | _ | 0.390 BSC | | | |
| D | _ | _ | 0.069 | | |
| E | _ | 0.050 BSC | | | |
| F | 0.004 | _ | 0.010 | | |
| G | 0.016 | _ | 0.050 | | |
| Н | 0.004 | _ | 0.010 | | |
| α | 0° | _ | 8° | | |


| Symbol | Dimensions in mm | | | | |
|--------|------------------|----------|------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| A | _ | 6.00 BSC | _ | | |
| В | _ | 3.90 BSC | _ | | |
| С | 0.31 | _ | 0.51 | | |
| C' | _ | 9.90 BSC | | | |
| D | _ | _ | 1.75 | | |
| E | _ | 1.27 BSC | | | |
| F | 0.10 | _ | 0.25 | | |
| G | 0.40 | _ | 1.27 | | |
| Н | 0.10 | _ | 0.25 | | |
| α | 0° | _ | 8° | | |

Rev. 1.20 102 November 06, 2019



20-pin NSOP (150mil) Outline Dimensions








| Comple al | Dimensions in inch | | | | |
|-----------|--------------------|-----------|-------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| Α | 0.228 | 0.236 | 0.244 | | |
| В | 0.146 | 0.154 | 0.161 | | |
| С | 0.009 | _ | 0.012 | | |
| C' | 0.382 | 0.390 | 0.398 | | |
| D | _ | _ | 0.069 | | |
| Е | _ | 0.032 BSC | _ | | |
| F | 0.002 | _ | 0.009 | | |
| G | 0.020 | _ | 0.031 | | |
| Н | 0.008 | _ | 0.010 | | |
| α | 0° | _ | 8° | | |


| Symbol | Dimensions in mm | | | | |
|--------|------------------|----------|-------|--|--|
| Symbol | Min. | Nom. | Max. | | |
| Α | 5.80 | 6.00 | 6.20 | | |
| В | 3.70 | 3.90 | 4.10 | | |
| С | 0.23 | _ | 0.30 | | |
| C' | 9.70 | 9.90 | 10.10 | | |
| D | _ | _ | 1.75 | | |
| E | _ | 0.80 BSC | _ | | |
| F | 0.05 | _ | 0.23 | | |
| G | 0.50 | _ | 0.80 | | |
| Н | 0.21 | _ | 0.25 | | |
| α | 0° | _ | 8° | | |

Rev. 1.20 103 November 06, 2019



20-pin SSOP (150mil) Outline Dimensions







| Symbol | Dimensions in inch | | | | |
|--------|--------------------|-----------|--------|--|--|
| | Min. | Nom. | Max. | | |
| А | _ | 0.236 BSC | _ | | |
| В | _ | 0.154 BSC | _ | | |
| С | 0.008 | _ | 0.012 | | |
| C, | _ | 0.341 BSC | _ | | |
| D | _ | _ | 0.069 | | |
| Е | _ | 0.025 BSC | _ | | |
| F | 0.004 | _ | 0.0098 | | |
| G | 0.016 | _ | 0.05 | | |
| Н | 0.004 | _ | 0.01 | | |
| α | 0° | _ | 8° | | |

| Symbol | Dimensions in mm | | |
|--------|------------------|-----------|------|
| | Min. | Nom. | Max. |
| A | _ | 6.000 BSC | _ |
| В | _ | 3.900 BSC | _ |
| С | 0.20 | _ | 0.30 |
| C' | _ | 8.660 BSC | _ |
| D | _ | _ | 1.75 |
| E | _ | 0.635 BSC | _ |
| F | 0.10 | _ | 0.25 |
| G | 0.41 | _ | 1.27 |
| Н | 0.10 | _ | 0.25 |
| α | 0° | _ | 8° |

Rev. 1.20 104 November 06, 2019



Copyright[©] 2019 by HOLTEK SEMICONDUCTOR INC.

The information appearing in this Data Sheet is believed to be accurate at the time of publication. However, Holtek assumes no responsibility arising from the use of the specifications described. The applications mentioned herein are used solely for the purpose of illustration and Holtek makes no warranty or representation that such applications will be suitable without further modification, nor recommends the use of its products for application that may present a risk to human life due to malfunction or otherwise. Holtek's products are not authorized for use as critical components in life support devices or systems. Holtek reserves the right to alter its products without prior notification. For the most up-to-date information, please visit our web site at http://www.holtek.com.