DESCRIPTION — The SN74LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes, and independent 3-state output buffers. The Parallel Enable input (PE) controls the shift-right or parallel load operation. All data transfers and shifting occur synchronous with the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (EO). Disabling the output buffers does not affect the shifting or loading of input data, but it does inhibit serial expansion.

The LS295A is fabricated with the Schottky barrier diode process for high speed and is completely compatible with all Motorola TTL families.

- FULLY SYNCHRONOUS SERIAL OR PARALLEL DATA TRANSFERS
- NEGATIVE EDGE-TRIGGERED CLOCK INPUT
- PARALLEL ENABLE MODE CONTROL INPUT
- 3-STATE BUSSABLE OUTPUT BUFFERS
- INPUT CLAMP DIODES LIMIT HIGH SPEED TERMINATION EFFECTS

PIN NAMES		LOADING (Note a)		
		HIGH	LOW	
PE	Parallel Enable Input	0.5 U.L.	0.25 U.L.	
DS P0P3	Serial Data Input	0.5 U.L.	0.25 U.L.	
POP3	Parallel Data Input	0.5 U.L.	0.25 U.L.	
EO CP	Output Enable Input	0.5 U.L.	0.25 U.L.	
CP	Clock Pulse (Active LOW Going Edge) Input	0.5 U.L.	0.25 U.L.	
σ0σ3	3-State Outputs	10 U.L.	5 U.L.	


NOTE:


a. 1 TTL Unit Load (U.L.) = 40 μ A HIGH/1.6 mA LOW.

SN74LS295A

4-BIT SHIFT REGISTERS WITH 3-STATE OUTPUTS

LOW POWER SCHOTTKY





MOTOROLA SCHOTTKY TTL DEVICES

5-256

FUNCTIONAL DESCRIPTION — The LS295A is a 4-Bit Shift Register with serial and parallel synchronous operating modes. It has a Serial Data (DS) and four Parallel Data (P0-P3) inputs and four parallel 3-State output buffers (Q0-Q3). When the Parallel Enable (PE) input is HIGH, data is transferred from the Parallel Data Inputs (P0-P3) into the register synchronous with the HIGH to LOW transition of the Clock (CP). When the PE is LOW, a HIGH to LOW transition on the clock transfers the serial data on the DS input to register Q0, and shifts data from Q0 to Q1, Q1 to Q2 and Q2 to Q3. The input data and parallel enable are fully edge-triggered and must be stable only one set-up time before the HIGH to LOW clock transition.

The 3-State output buffers are controlled by an active HIGH Output Enable input (Eq). When the Eq is HIGH, the four register outputs appear at the Qq—Q3 outputs. When Eq is LOW, the outputs are forced to a high impedance "off" state. The 3-State output buffers are completely independent of the register operation, i.e., the input transitions on the Eq input do not affect the serial or parallel data transfers of the register. If the outputs are tied together, all but one device must be in the high impedance state to avoid high currents that would exceed the maximum ratings. Designers should ensure that Output Enable signals to 3-State devices whose outputs are tied together are designed so there is no overlap.

MODE SELECT - TRUTH TABLE

	INPUTS				OUTPUTS*			
OPERATING MODE	PE	СP	DS	Pn	σ0	Q ₁	02	σ3
	1	J.	1	х	L	q ₀	q 1	q 2
Shift Right	1	して	h	×	н	q _O	91	q ₂
Parallel Load	h	7_	×	Pn	Po	P ₁	P ₂	P3

*The indicated data appears at the O outputs when E_O is HIGH. When E_O is LOW, the indicated data is loaded into the register, but the outputs are all forced to the high impedance "off" state.

L = LOW Voltage Levels

H = HIGH Voltage Levels

X = Don't Care

 $p_n(q_n)$ = Lower case letters indicate the state of the referenced input (or output) one set-up time prior to the HIGH to LOW clock transition.

I = LOW Voltage Level one set-up time prior to the HIGH to LOW clock transition.

h = HIGH Voltage Level one set-up time prior to the HIGH to LOW clock transition.

GUARANTEED OPERATING RANGES

PARAMETER	MIN	TYP	MAX	UNIT
Supply Voltage	4.75	5.0	5.25	V
Operating Ambient Temperature Range	0	25	70	°C
			-0.4	mA
Output Current — Low			8.0	mA
	Supply Voltage Operating Ambient Temperature Range Output Current High	PARAMETER MIN Supply Voltage 4.75 Operating Ambient Temperature Range 0 Output Current — High	PARAMETER MIN TYP Supply Voltage 4.75 5.0 Operating Ambient Temperature Range 0 25 Output Current — High	PARAMETER MIN TYP MAX Supply Voltage 4.75 5.0 5.25 Operating Ambient Temperature Range 0 25 70 Output Current — High -0.4

MOTOROLA SCHOTTKY TTL DEVICES

5-257

DC CHARACTERISTICS OVER OPERATING TEMPERATURE RANGE (unless otherwise specified)

SYMBOL	PARAMETER	LIMITS				
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
VIH	Input HIGH Voltage	2.0			V	Guaranteed Input HIGH Voltage for All Inputs
VIL	Input LOW Voltage			0.8	V	Guaranteed Input LOW Voltage for All Inputs
VIK	Input Clamp Diode Voltage		-0.65	-1.5	V	V _{CC} = MIN, I _{IN} = -18 mA
V _{ОН}	Output HIGH Voltage	2.7	3.5		V	V _{CC} = MIN, I _{OH} = MAX, V _{IN} = V _{IH} or V _{IL} per Truth Table
VOL	Output LOW Voltage		0.25	0.4	V	I _{OL} = 4.0 mA V _{CC} = V _{CC} MIN,
			0.35	0.5	V	I _{OL} = 8.0 mA V _{IN} = V _{IL} or V _{IH} per Truth Table
lozн	Output Off Current HIGH			20	μΑ	V _{CC} = MAX, V _{OUT} = 2.4 V
IOZL	Output Off Current LOW			-20	μΑ	V _{CC} = MAX, V _{OUT} = 0.4 V
ін	nput HIGH Current			20	μΑ	V _{CC} = MAX, V _{IN} = 2.7 V
				0.1	mA	V _{CC} = MAX, V _{IN} = 7.0 V
IL	Input LOW Current			-0.4	mA	$V_{CC} = MAX$, $V_{IN} = 0.4 V$
os	Short Circuit Current	-20		-100	mA	V _{CC} = MAX
00	Power Supply Current					V _{CC} = MAX, E _O = 4.5 V, $\overline{\text{CP}}$ momentary 3.0 V, then GND
cc	Total, Output HIGH	1 1		29	mA	
	Total, Output LOW			33	mA	$V_{CC} = MAX, E_O = GND, \overline{CP} = GND$

AC CHARACTERISTICS: $T_A = 25$ °C

SYMBOL	PARAMETER	LIMITS				
		MIN	TYP	MAX	UNITS	TEST CONDITIONS
fMAX	Maximum Clock Frequency	30	45		MHz	
tPLH tPHL	Propagation Delay Clock to Output		14 19	20 30	ns	$C_L = 15 \text{ pF}$ $V_{CC} = 5.0 \text{ V}$
^t PZH	Output Enable Time to HIGH LEVEL		18	26	ns	
^t PZL	Output Enable Time to LOW Level		20	30	ns	
^t PLZ	Output Disable Time from LOW Level		13	20	ns	
tPHZ	Output Disable Time from HIGH Level		13	20	ns	$C_L = 5.0 pF$

MOTOROLA SCHOTTKY TTL DEVICES

AC SETUP REQUIREMENTS: $T_{\Delta} = 25^{\circ}C$, $V_{CC} = 5.0 \text{ V}$

			LIMITS			TEST CONDITIONS	
SYMBOL	PARAMETER	MIN	TYP	MAX	UNITS	TEST CONDITIONS	
tw	Clock Pulse Width	16			ns	$V_{CC} = 5.0 \text{ V}$	
ts	Data Setup Time	20			ns	$C_{l} = 15 \text{ pF}$	
th	Data Hold Time	0			ns		


DEFINITION OF TERMS:

SETUP TIME ($t_{\rm S}$) — is defined as the minimum time required for the correct logic level to be present at the logic input prior to the clock transition from HIGH to LOW in order to be recognized and transferred to the outputs.

HOLD TIME (t_h)— is defined as the minimum time following the clock transition from HIGH to LOW that the logic level must be maintained at the input in order to ensure continued recognition. A negative HOLD TIME indicates that the correct logic level may be released prior to the clock transition from HIGH to LOW and still be recognized.


AC WAVEFORMS

The shaded areas indicate when the input is permitted to change for predictable output performance.



*The Data Input is DS for PE = LOW and P_n for PE = HIGH.

Fig. 1



MOTOROLA SCHOTTKY TTL DEVICES

5-259