SDLS940A - MARCH 1974 - REVISED MARCH 1988

'90A, 'LS90 . . . Decade Counters

'92A, 'LS92 . . . Divide By-Twelve Counters

'93A, 'LS93 . . . 4-Bit Binary Counters

| TVDEO | TYPICAL |
|---------------------|-------------------|
| TYPES | POWER DISSIPATION |
| '90A | 145 mW |
| '92A, '93A | 130 mW |
| 'LS90, 'LS92, 'LS93 | 45 mW |


description

Each of these monolithic counters contains four master-slave flip-flops and additional gating to provide a divide-by-two counter and a three-stage binary counter for which the count cycle length is divide-by-five for the '90A and 'LS90, divide-by-six for the '92A and 'LS92, and the divide-by-eight for the '93A and 'LS93.


All of these counters have a gated zero reset and the '90A and 'LS90 also have gated set-to-nine inputs for use in BCD nine's complement applications.

To use their maximum count length (decade, divide-by-twelve, or four-bit binary) of these counters, the CKB input is connected to the Ω_A output. The input count pulses are applied to CKA input and the outputs are as described in the appropriate function table. A symmetrical divide-by-ten count can be obtained from the '90A or 'LS90 counters by connecting the Ω_D output to the CKA input and applying the input count to the CKB input which gives a divide-by-ten square wave at output Ω_A .


SN5490A, SN54LS90 . . . J OR W PACKAGE SN7490A . . . N PACKAGE SN74LS90 . . . D OR N PACKAGE (TOP VIEW)



SN5492A, SN54LS92 . . . J OR W PACKAGE SN7492A . . . N PACKAGE SN74LS92 . . . D OR N PACKAGE (TOP VIEW)




SN5493A, SN54LS93 . . . J OR W PACKAGE SN7493 . . . N PACKAGE SN74LS93 . . . D OR N PACKAGE (TOP VIEW)



SDLS940A - MARCH 1974 - REVISED MARCH 1988

logic symbols†



[†]These symbols are in accordance with ANSI/IEEE Std. 91-1984 and IEC Publication 617-12.



'90A, 'LS90 BCD COUNT SEQUENCE

(See Note A)

| COUNT | OUTPUT | | | | | | | | |
|-------|--------|---------------------|----|----|--|--|--|--|--|
| COOM | ap | α_{C} | QB | QA | | | | | |
| 0 | L | L | L | L | | | | | |
| 1 | L | L | L | н | | | | | |
| 2 | L | L | Н | L | | | | | |
| 3 | Ĺ | L | Н | н | | | | | |
| 4 | L | Н | L | L | | | | | |
| 5 | L | Н | L | н | | | | | |
| 6 | L | Н | Н | L | | | | | |
| 7 | L | Н | Н | Н | | | | | |
| 8 | н | L | L | L | | | | | |
| 9 | Н | L | L | н | | | | | |

'92A, 'LS92 COUNT SEQUENCE

(See Note C)

| COUNT | | OUT | PUT | |
|-------|--------------|--------------|--------------|----------------|
| COONT | α_{D} | α_{C} | α_{B} | Q _A |
| 0 | L | L | L | L |
| 1 | L | L | L | Н |
| 2 | L | L | Н | L |
| 3 | L | L | Н | Н |
| 4 | L | Н | L | L |
| 5 | L | Н | L | Н |
| 6 | н | Ł | L | L |
| 7 | н | L | L | Н |
| 8 | н | L | Н | L |
| 9 | н | L | Н | Н |
| 10 | н | Н | L | L |
| 11 | Н | Н | L | Н |

'92A, 'LS92, '93A, 'LS93 RESET/COUNT FUNCTION TABLE

| RESET | INPUTS | | OUT | PUT | |
|-------------------|-------------------|----------------|--------------|---------|----|
| R ₀₍₁₎ | R ₀₍₂₎ | α _D | α_{C} | o_{B} | QA |
| Н | Н | L | L | L | L |
| L | X | | COL | JNT | |
| × | L | | COL | TNL | |

NOTES: A. Output $\Omega_{\mbox{\scriptsize A}}$ is connected to input CKB for BCD count.

- B. Output \mathbf{Q}_{D} is connected to input CKA for bi-quinary count.
- C. Output Q_A is connected to input CKB.
- D. H = high level, L = low level, X = irrelevant

'90A, 'LS90 BI-QUINARY (5-2)

(See Note B)

| COUNT | | OUT | PUT | |
|-------|----|----------------|-----|----|
| COOM | QA | α _D | ac | αB |
| 0 | L | L | L | L |
| 1 | L | L | L | Н |
| 2 | L | L | Н | L |
| 3 | L | L | Н | н |
| 4 | L | Н | L | L |
| 5 | н | L | L | L |
| 6 | н | L | L | H |
| 7 | н | L | Н | L |
| 8 | н | L | Н | Н |
| 9 | н | Н | L | L |

'90A, 'LS90 RESET/COUNT FUNCTION TABLE

| 1 | RESET | INPUTS | 3 | OUTPUT | | | | | | | | |
|-------------------|-------------------|-------------------|-------|--------------|--------------|-----|----|--|--|--|--|--|
| R ₀₍₁₎ | R ₀₍₂₎ | R ₉₍₁₎ | R9(2) | σ_{D} | σ_{C} | QB | QA | | | | | |
| Н | Н | L | Х | L | L | L | L | | | | | |
| н | H | X | L | L | L | L | L | | | | | |
| X | × | Н | н | н | L | L | Н | | | | | |
| Х | L | × | L | | CO | UNT | | | | | | |
| L | × | L | Х | | СО | UNT | | | | | | |
| L | × | Х | L | | СО | UNT | | | | | | |
| × | L | L | х | | со | UNT | | | | | | |

'93A, 'LS93 COUNT SEQUENCE


(See Note C)

| , | OUTPUT | | | | | | | | |
|--------|----------------|------------------|-----|----|--|--|--|--|--|
| COUNT | | ουτ | PUT | | | | | | |
| GGGIII | α _D | $a_{\mathbf{C}}$ | QB | QA | | | | | |
| 0 | L | L | L | L | | | | | |
| 1 | L | L | L | Н | | | | | |
| 2 | L | L | Н | L | | | | | |
| 3 | L | L | Н | Н | | | | | |
| 4 | L | Н | L | L | | | | | |
| 5 | L | Н | L | Н | | | | | |
| 6 | L | Н | Н | L | | | | | |
| 7 | L | Н | Н | Н | | | | | |
| 8 | н | L | L | L | | | | | |
| 9 | н | L | L | Н | | | | | |
| 10 | н | L | Н | L | | | | | |
| 11 | н | L | Н | Н | | | | | |
| 12 | н | Н | L | L | | | | | |
| 13 | н | н | L | Н | | | | | |
| 14 | н | Н | Н | L | | | | | |
| 15 | н | н | Н | Н | | | | | |



SDLS940A - MARCH 1974 - REVISED MARCH 1988


logic diagrams (positive logic)



The J and K inputs shown without connection are for reference only and are functionally at a high level. Pin numbers shown in () are for the 'LS93 and '93A and pin numbers shown in () are for the 54L93.

schematics of inputs and outputs


'90A, '92A, '93A



SDLS940A - MARCH 1974 - REVISED MARCH 1988

schematics of inputs and outputs (continued)

'LS90, 'LS92, 'LS93



SDLS940A - MARCH 1974 - REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | | | | | | | | | | | | | | | | | | | | | | 7 V |
|---------------------------------------|-----|----|-----|-----|---------|------|----|----|----|-----|-----|-----|-----|---|--|--|--|--|--|--|----|----|-----|----|-------|
| Input voltage | | | | | | | | | | | | | | | | | | | | | | | | | |
| Interemitter voltage (see Note 2) | | | | | | | | | | | | | | | | | | | | | | | | | |
| Operating free-air temperature range: | : : | SN | 154 | 190 | OA. | . SI | N5 | 49 | 2A | . S | N! | 549 | 93/ | 4 | | | | | | | -5 | 5° | C t | 0 | 125°C |
| operating tree an econperation | | SN | 174 | 490 |) DA | SI | Ν7 | 49 | 2A | . S | SN: | 749 | 93/ | 4 | | | | | | | | 0 | °C | to | 70°C |
| Storage temperature range | | | | | | | | | | | | | | | | | | | | | -6 | 5° | C t | to | 150°C |

NOTES: 1. Voltage values, except interemitter voltage, are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For these circuits, this rating applies between the two R₀ inputs, and for the '90A circuit, it also applies between the two $\,\mathrm{R}_{9}$ inputs.

recommended operating conditions

| | | SN549 | OA, SN | 5492A | SN749 | 0A, SN | 7492A | |
|--|--------------|-------|---------|-------|-------|---------|-------|-------|
| | | | SN5493. | A | | SN7493. | A | UNIT |
| | | MIN | NOM | MAX | MIN | NOM | MAX | |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | | -800 | | | -800 | μΑ |
| Low-level output current, IQL | | | | 16 | | | 16 | mA |
| | A input | 0 | | 32 | 0 | | 32 | MHz |
| Count frequency, f _{count} (see Figure 1) | B input | 0 | | 16 | 0 | | 16 | IVIII |
| | A input | 15 | | | 15 | | | |
| Pulse width, tw | 8 input | 30 | | | 30 | | | ns |
| • | Reset inputs | 15 | | | 15 | | | |
| Reset inactive-state setup time, t _{su} | | 25 | | | 25 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °c |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | . 1 | | '90A | | | '92A | | | '93A | | UNIT |
|-----------------|--|--|-------|-----|------|------|-----|------------------|------|-----|------------------|------|-------|
| | PARAMETER 1 | TEST CONDITIO | NST | MIN | TYP# | MAX | MIN | TYP [‡] | MAX | MIN | TYP [‡] | MAX | OIVII |
| VIH | High-level input voltage | | | 2 | | | 2 | | | 2 | | | V |
| VIL | Low-level input voltage | | | | | 0.8 | | | 0.8 | | | 8.0 | V |
| VIK | Input clamp voltage | V _{CC} = MIN, I _I = -12 | 2 mA | | | -1.5 | | | -1.5 | | | -1.5 | V |
| VOH | | V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OH} = - | ٧, | 2.4 | 3.4 | | 2.4 | 3.4 | | 2.4 | 3.4 | | V |
| V _{OL} | Low-level output voltage | V _{CC} = MIN, V _{IH} = 2 V _{IL} = 0.8 V, I _{OL} = 1 | ٧, | | 0.2 | 0.4 | | 0.2 | 0.4 | | 0.2 | 0.4 | V |
| 1, | Input current at maximum input voltage | V _{CC} = MAX, V ₁ = 5.5 | 5 V | | | 1 | | | 1 | | | 1 | mA |
| | Any reset | | | | | 40 | | | 40 | | | 40 | |
| Чн | High-level CK A | V _{CC} = MAX, V ₁ = 2.4 | 1 V | | | 80 | | | 80 | | | 80 | μΑ |
| .111 | input current CKB | | | | | 120 | | | 120 | | | 80 | 1 |
| | Any reset | | | | _ | -1.6 | | | -1.6 | | | -1.6 | |
| to | Low-level CKA | V _{CC} = MAX, V ₁ = 0.4 | 4 V | | | -3.2 | | | -3.2 | | | -3.2 | mA |
| וונ | input current CKB | 1 | | | | -4.8 | | | -4.8 | | | -3.2 | |
| | Short-circuit | | SN54' | -20 | | -57 | -20 | | -57 | -20 | | -57 | mA |
| los | output current § | VCC = MAX | SN74' | -18 | | -57 | -18 | | -57 | -18 | | 57 | |
| ¹cc | Supply current | V _{CC} = MAX, See Not | te 3 | | 29 | 42 | | 26 | 39 | | 26 | 39 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.



 $^{^{\}ddagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_{A} = 25 ^{\circ}\text{C}$.

Not more than one output should be shorted at a time.

 $[\]P_{Q_A}$ outputs are tested at I_{QL} = 16 mA plus the limit value for I_{IL} for the CKB input. This permits driving the CKB input while maintaining

SDLS940A - MARCH 1974 - REVISED MARCH 1988

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | FROM | TO | | | '90A | | | '92A | | | '93A | | UNIT |
|------------------------|----------|---------------------------------|-------------------------|-----|------|-----|-----|------|-----|-----|------|-----|------|
| PARAMETER [†] | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | OWIT |
| | CKA | QA | | 32 | 42 | | 32 | 42 | | 32 | 42 | | MHz |
| f _{max} | СКВ | QB | | 16 | | | 16 | | | 16 | | | |
| tPLH | CKA | | | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| tPHL . | | QΑ | | | 12 | 18 | | 12 | 18 | | 12 | 18 | |
| tPLH | | 0 | | | 32 | 48 | | 32 | 48 | | 46 | 70 | ns |
| tPHL | CKA | σ^{D} | | | 34 | 50 | | 34 | 50 | | 46 | 70 | ,,,, |
| tPLH . | | _ | CL = 15 pF, | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| tPHL | СКВ | QΒ | R _L = 400 Ω, | | 14 | 21 | | 14 | 21 | | 14 | 21 | 113 |
| tPLH | | | See Figure 1 | | 21 | 32 | | 10 | 16_ | | 21 | 32 | ns |
| tPHL | СКВ | ОC | | | 23 | 35 | | 14 | 21 | | 23 | 35 | 113 |
| tPLH | | _ | 1 | | 21 | 32 | | 21 | 32 | | 34 | 51 | ns |
| tPHL | СКВ | σD | | | 23 | 35 | | 23 | 35 | | 34 | 51 | 113 |
| tPHL | Set-to-0 | Any | | | 26 | 40 | | 26 | 40 | | 26 | 40 | ns |
| tPLH | | Q_A, Q_D | 1 | | 20 | 30 | | | | | | | ns |
| tPHL | Set-to-9 | Q _B , Q _C | 1 | | 26 | 40 | | | | | | | |

 $^{^{\}dagger}f_{max} = maximum count frequency$

tpLH ≡ propagation delay time, low-to-high-level output

tpHL ≡ propagation delay time, high-to-low-level output

SDLS940A – MARCH 1974 – REVISED MARCH 1988

absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

| Supply voltage, VCC (see Note 1) | | | | | | | | | 7 V |
|---------------------------------------|--------|------------|------|------|------|--|--|-------|------------|
| Input voltage: R inputs | | | | | | | | | 7 V |
| A and B inputs . | | | | | | | | | 5.5 V |
| Operating free-air temperature range: | SN54LS | 'Circuits | | | | | | -55°C | C to 125°C |
| | SN74LS | ' Circuits | | | | | | . 0° | °C to 70°C |
| Storage temperature range | | | | | | | | -65°C | 2 to 150°C |

NOTE 1: Voltage values are with respect to network ground terminal.

recommended operating conditions

| | | | N54LS N54LS N54LS | 92 | | 90 92 93 | UNIT | |
|--|--------------|-----|-------------------------|------|------|----------------|------|-----|
| | | MIN | NOM | MAX | MIN | NOM | | |
| Supply voltage, VCC | | 4.5 | 5 | 5.5 | 4.75 | 5 | 5.25 | V |
| High-level output current, IOH | | | | -400 | | | -400 | μА |
| Low-level output current, IOL | | | | 4 | | | 8 | mA |
| Count fraguency (Jose Singer 1) | A input | 0 | | 32 | 0 | | 32 | MHz |
| Count frequency, f _{count} (see Figure 1) | B input | 0 | | 16 | 0 | | 16 | MHZ |
| | A input | 15 | | | 15 | | | |
| Pulse width, tw | B input | 30 | | | 30 | | | ns |
| | Reset inputs | 30 | | | 30 | | | 1 |
| Reset inactive-state setup time, t _{su} | 100 | 25 | | | 25 | | | ns |
| Operating free-air temperature, TA | | -55 | | 125 | 0 | | 70 | °C |

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | PARAMET | rer | TE | ST CONDITIONS | S [†] | 1 | N54LS9 N54LS9 | | _ | N74LS9 N74LS9 | | UNIT |
|----------|------------------|---------------|--|---|----------------|-----|------------------|------|-----|------------------|------|------|
| | | | | | | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | |
| V_{IH} | High-level inpu | t voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input | t voltage | | | | | | 0.7 | | | 0.8 | ٧ |
| VIK | Input clamp vo | Itage | V _{CC} = MIN, | $I_1 = -18 \text{ mA}$ | | | | -1.5 | | | -1.5 | ٧ |
| Vон | High-level outp | ut voltage | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, I _{OH} = -400 μA | | 2.5 | 3.4 | | 2.7 | 3.4 | | ٧ |
| V/0. | Low-level outp | ut valtasa | VCC = MIN, | V _{IH} = 2 V, | IOL = 4 mA¶ | | 0.25 | 0.4 | | 0.25 | 0.4 | v |
| VOL | Low-level outpo | ut voitage | VIL = VIL max, | | 10L = 8 mA¶ | | | | | 0.35 | 0.5 | V |
| | Input current | Any reset | V _{CC} = MAX, | V ₁ = 7 V | | | | 0.1 | | | 0.1 | |
| H | at maximum | CKA | VMAX | V F F V | | | | 0.2 | | | 0,2 | mA |
| | input voltage | СКВ | V _{CC} = MAX, | V _I = 5.5 V | | | | 0.4 | | | 0.4 | |
| | High-level | Any reset | | | | | | 20 | | | 20 | |
| чн | input current | CKA | V _{CC} = MAX, | $V_1 = 2.7 V$ | | | | 40 | | | 40 | μА |
| | mpat carrent | СКВ | | | | | | 80 | | | 80 | |
| | Low-level | Any reset | | | | | | -0.4 | | | -0.4 | |
| HL | input current | CKA | V _{CC} = MAX, | $V_{ } = 0.4 V$ | | | | -2.4 | | | -2.4 | mA |
| | input current | CKB | | | | | | -3.2 | | | -3.2 | |
| los | Short-circuit ou | tput current§ | V _{CC} = MAX | | | -20 | | -100 | -20 | | -100 | mA |
| laa | Supply current | | V _{CC} = MAX, | See Note 3 | 'LS90 | | 9 | 15 | | 9 | 15 | mA |
| ICC | Supply current | | ACC - MAY | See Mote 3 | 'LS92 | | 9 | 15 | | 9 | 15 | IIIA |

 $^{^\}dagger$ For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 3: ICC is measured with all outputs open, both RO inputs grounded following momentary connection to 4,5 V, and all other inputs grounded.



 $[\]ddagger$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.

[§]Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

[¶]QA outputs are tested at specified IOL plus the limit value of IIL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

SDLS940A - MARCH 1974 - REVISED MARCH 1988

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

| | | | | | • | S | N54LS9 | 3 | S | 3 | | |
|------|-----------------------------|--------------------|--|---|-------------|-----|--------|------|-----|------|------|----------|
| | PARAMET | ER | TE | ST CONDITIONS | 5' | MIN | TYP‡ | MAX | MIN | TYP‡ | MAX | UNIT |
| VIH | High-level inpu | t voltage | | | | 2 | | | 2 | | | V |
| VIL | Low-level input | t voltage | | | | | | 0.7 | | | 8.0 | ٧ |
| VIK | Input clamp vo | nput clamp voltage | | 1 ₁ = -18 mA | | | | -1.5 | | | -1.5 | V |
| Vон | High-level outp | ut voltage | V _{CC} = MIN, V _{IL} = V _{IL} max, | V _{IH} = 2 V, 1 _{OH} = -400 μA | λ. | 2.5 | 3.4 | | 2.7 | 3.4 | | V |
| | | | VCC = MIN, | V _{IH} = 2 V, | IOL = 4 mA¶ | | 0.25 | 0.4 | | 0.25 | 0.4 | V |
| VOL | Low-level outp | ut voltage | VIL = VIL max | | IOL = 8 mA¶ | | | | | 0.35 | 0.5 | |
| | Input current | Any reset | V _{CC} = MAX, | V ₁ = 7 V | | | | 0.1 | | | 0.1 | mA |
| Ц | at maximum input voltage | CKA or CKB | V _{CC} = MAX, | V ₁ = 5.5 V | | | | 0.2 | | | 0.2 | |
| | High-level | Any reset | | V - 27V | | | | 20 | | | 20 | μA |
| чн | input current | CKA or CKB | V _{CC} = MAX, | $V_{l} = 2.7 V$ | | | | 40 | | | 80 | μΑ. |
| | | Any reset | | | | | | -0.4 | | | -0.4 | |
| IIL. | Low-level | CKA | V _{CC} = MAX, | $V_{1} = 0.4 V$ | | | | -2.4 | | | -2.4 | mA |
| | input current | CKB | 1 | | | | | -1.6 | | | -1.6 | <u> </u> |
| los | Short-circuit or | utput current § | V _{CC} = MAX | | | -20 | | -100 | -20 | | -100 | mA |
| Icc | Supply current | | V _{CC} = MAX, | See Note 3 | | | 9 | 15 | | 9 | 15 | mA |

[†]For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions

switching characteristics, $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$

| | FROM | то | | | LS90 | | | LS92 | | | 'LS93 | | UNIT |
|------------------|----------|---------------------------------|-----------------------|-----|------|-----|-----|------|-----|-----|-------|-----|--------|
| PARAMETER# | (INPUT) | (OUTPUT) | TEST CONDITIONS | MIN | TYP | MAX | MIN | TYP | MAX | MIN | TYP | MAX | Olali |
| | CKA | QΑ | | 32 | 42 | | 32 | 42 | | 32 | 42 | | MHz |
| f _{max} | CKB | QB | 1 | 16 | | | 16 | | | 16 | | | 141112 |
| tPLH | 01/ 4 | 0 | | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| ^t PHL | CKA | QA | | | 12 | 18 | | 12 | 18 | | 12 | 18 | |
| tPLH . | CKA | 0 | | | 32 | 48 | | 32 | 48 | | 46 | 70 | ns |
| tPHL | CNA | a_{D} | | | 34 | 50 | | 34 | 50 | | 46 | 70 | |
| tPLH | 0110 | | CL = 15 pF, | | 10 | 16 | | 10 | 16 | | 10 | 16 | ns |
| tPHL | CKB | ΩB | R _L = 2 kΩ | | 14 | 21 | | 14 | 21 | | 14 | 21 | 1.3 |
| ¹PLH | | _ | See Figure 1 | | 21 | 32 | | 10 | 16 | | 21 | 32 | ns |
| tPHL | CKB | ac | | | 23 | 35 | | 14 | 21 | | 23 | 35 | 113 |
| tPLH | | | | | 21 | 32 | | 21 | 32 | | 34 | 51 | ns |
| 1PHL | CKB | σD | | | 23 | 35 | | 23 | 35 | | 34 | 51 | |
| tPHL | Set-to-0 | Any | | | 26 | 40 | | 26 | 40 | | 26 | 40 | ns |
| ^t PLH | 6 6 | Q _A , Q _D | 1 | | 20 | 30 | | | | | | | ns |
| tPHL . | Set-to-9 | QB, QC | 1 | | 26 | 40 | | | | | | | |

[#]fmax = maximum count frequency



[‡]All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25^{\circ}\text{C}$.


Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

[¶]QA outputs are tested at specified IQL plus the limit value for IIL for the CKB input. This permits driving the CKB input while maintaining full fan-out capability.

NOTE 3: I_{CC} is measured with all outputs open, both R₀ inputs grounded following momentary connection to 4.5 V, and all other inputs grounded.

 $tp_{LH} = propagation delay time, low-to-high-level output$

tpHL = propagation delay time, high-to-low-level output



NOTES: A. Input pulses are supplied by a generator having the following characteristics:

for 'LS90, 'LS92, 'LS93, $t_f \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $Z_{out} \approx 50$ ohms. for '90A, '92A, '93A, t_f ≤ 5 ns, t_f ≤ 5 ns, PRR = 1 MHz, duty cycle = 50%, Z_{out} ≈ 50 ohms;

- CL includes probe and jig capacitance. All diodes are 1N3064 or equivalent.
- Each reset input is tested separately with the other reset at 4.5 V. BB CJ CJ UJ UL
 - Reference waveforms are shown with dashed lines.
- For '90A, '92A, and '93A; $V_{ref} = 1.5 \text{ V}$. For 'LS90, 'LS92, and 'LS93; $V_{ref} = 1.3 \text{ V}$.


FIGURE 1A



PARAMETER MEASUREMENT INFORMATION

SDLS940A - MARCH 1974 - REVISED MARCH 1988

PARAMETER MEASUREMENT INFORMATION



LOAD CIRCUIT

- NOTES: A. Input pulses are supplied by a generator having the following characteristics: for '90A, '92A, '93A, $t_r \le 5$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $z_{out} \approx 50$ ohms; for 'LS90, 'LS92, 'LS93, $t_r \le 15$ ns, $t_f \le 5$ ns, PRR = 1 MHz, duty cycle = 50%, $z_{out} \approx 50$ ohms.
 - B. C_L includes probe and jig capacitance.
 - C. All diodes are 1N3064 or equivalent.
 - D. Each reset input is tested separately with the other reset at $4.5\ V.$
 - E. Reference waveforms are shown with dashed lines.
 - F. For '90A, '92A, and '93A; $V_{ref} = 1.5 \text{ V}$. For 'LS90, 'LS92, and 'LS93; $V_{ref} = 1.3 \text{ V}$.

FIGURE 1B





11-Jul-2015

PACKAGING INFORMATION

| Orderable Device | Status | Package Type | _ | Pins | • | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Sample |
|------------------|----------|--------------|---------|------|-----|----------|------------------|--------------------|--------------|-------------------------|--------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| 7603201CA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7603201CA SNJ54LS90J | Sampl |
| 7603201DA | LIFEBUY | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7603201DA SNJ54LS90W | |
| 7700101CA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7700101CA SNJ54LS93J | Samp |
| 7700101DA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7700101DA SNJ54LS93W | Samp |
| JM38510/31501BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31501BCA | Samp |
| JM38510/31501BDA | LIFEBUY | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31501BDA | |
| JM38510/31502BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31502BCA | Samp |
| JM38510/31502BDA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31502BDA | Samp |
| M38510/31501BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31501BCA | Samp |
| M38510/31501BDA | LIFEBUY | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31501BDA | |
| M38510/31502BCA | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31502BCA | Samp |
| M38510/31502BDA | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | JM38510/ 31502BDA | Samp |
| SN5490AJ | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI | -55 to 125 | | |
| SN5492AJ | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI | -55 to 125 | | |
| SN54LS90J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54LS90J | Sam |
| SN54LS93J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | SN54LS93J | Sam |
| SN7490AN | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN7492AN | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN7493AN | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74LS90-W | ACTIVE | WAFERSALE | YS | 0 | | TBD | Call TI | Call TI | | | Samp |



www.ti.com

11-Jul-2015

| Orderable Device | Status | Package Type | Package Drawing | Pins | Package Qty | Eco Plan | Lead/Ball Finish (6) | MSL Peak Temp | Op Temp (°C) | Device Marking (4/5) | Sampl |
|------------------|----------|--------------|--------------------|------|----------------|----------------------------|----------------------|--------------------|--------------|----------------------|-------|
| SN74LS90D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS90 | Sampl |
| SN74LS90DE4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS90 | Sampl |
| SN74LS90DG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS90 | Sampl |
| SN74LS90DR | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS90 | Sampl |
| SN74LS90DRG4 | ACTIVE | SOIC | D | 14 | 2500 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS90 | Sampl |
| SN74LS90N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS90N | Samp |
| SN74LS90NE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS90N | Samp |
| SN74LS92D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS92 | Samp |
| SN74LS92DG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS92 | Samp |
| SN74LS92N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS92N | Samp |
| SN74LS92N3 | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74LS92NE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS92N | Samp |
| SN74LS92NSR | ACTIVE | SO | NS | 14 | 2000 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | 74LS92 | Samp |
| SN74LS93D | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS93 | Samp |
| SN74LS93DG4 | ACTIVE | SOIC | D | 14 | 50 | Green (RoHS & no Sb/Br) | CU NIPDAU | Level-1-260C-UNLIM | 0 to 70 | LS93 | Samp |
| SN74LS93N | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS93N | Samp |
| SN74LS93N3 | OBSOLETE | PDIP | N | 14 | | TBD | Call TI | Call TI | 0 to 70 | | |
| SN74LS93NE4 | ACTIVE | PDIP | N | 14 | 25 | Pb-Free (RoHS) | CU NIPDAU | N / A for Pkg Type | 0 to 70 | SN74LS93N | Samp |
| SNJ5490AJ | OBSOLETE | E CDIP | J | 14 | | TBD | Call TI | Call TI | -55 to 125 | | |
| SNJ5490AW | OBSOLETE | E CFP | W | 14 | | TBD | Call TI | Call TI | -55 to 125 | | |



www.ti.com

PACKAGE OPTION ADDENDUM

11-Jul-2015

| Orderable Device | Status | Package Type | | Pins | Package | Eco Plan | Lead/Ball Finish | MSL Peak Temp | Op Temp (°C) | Device Marking | Samples |
|------------------|----------|--------------|---------|------|---------|----------|------------------|--------------------|--------------|-------------------------|---------|
| | (1) | | Drawing | | Qty | (2) | (6) | (3) | | (4/5) | |
| SNJ5492AJ | OBSOLETE | CDIP | J | 14 | | TBD | Call TI | Call TI | -55 to 125 | | |
| SNJ5492AW | OBSOLETE | CFP | W | 14 | | TBD | Call TI | Call TI | -55 to 125 | | |
| SNJ54LS90J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7603201CA SNJ54LS90J | Samples |
| SNJ54LS90W | LIFEBUY | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7603201DA SNJ54LS90W | |
| SNJ54LS93J | ACTIVE | CDIP | J | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7700101CA SNJ54LS93J | Samples |
| SNJ54LS93W | ACTIVE | CFP | W | 14 | 1 | TBD | A42 | N / A for Pkg Type | -55 to 125 | 7700101DA SNJ54LS93W | Samples |

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

Pb-Free (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

(4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.

(6) Lead/Ball Finish - Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.



PACKAGE OPTION ADDENDUM

11-Jul-2015

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

OTHER QUALIFIED VERSIONS OF SN5490A, SN5492A, SN54LS90, SN54LS93, SN7490A, SN7492A, SN74LS90, SN74LS93:

Catalog: SN7490A, SN7492A, SN74LS90, SN74LS93

Military: SN5490A, SN5492A, SN54LS90, SN54LS93

NOTE: Qualified Version Definitions:


- Catalog TI's standard catalog product
- Military QML certified for Military and Defense Applications

PACKAGE MATERIALS INFORMATION

www.ti.com 18-Aug-2014

TAPE AND REEL INFORMATION





| | Dimension designed to accommodate the component width |
|----|---|
| | Dimension designed to accommodate the component length |
| K0 | Dimension designed to accommodate the component thickness |
| W | Overall width of the carrier tape |
| P1 | Pitch between successive cavity centers |

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



*All dimensions are nominal

| 1 | 7 til dillionorono dre meminiar | г | r | _ | | | | | | | | | |
|---|---------------------------------|-----------------|--------------------|----|------|--------------------------|--------------------------|------------|------------|------------|------------|-----------|------------------|
| | Device | Package Type | Package Drawing | | SPQ | Reel Diameter (mm) | Reel Width W1 (mm) | A0 (mm) | B0 (mm) | K0 (mm) | P1 (mm) | W (mm) | Pin1 Quadrant |
| | SN74LS90DR | SOIC | D | 14 | 2500 | 330.0 | 16.4 | 6.5 | 9.0 | 2.1 | 8.0 | 16.0 | Q1 |
| | SN74LS92NSR | SO | NS | 14 | 2000 | 330.0 | 16.4 | 8.2 | 10.5 | 2.5 | 12.0 | 16.0 | Q1 |

www.ti.com 18-Aug-2014



*All dimensions are nominal

| Device | Package Type | Package Drawing | Pins | SPQ | Length (mm) | Width (mm) | Height (mm) |
|-------------|--------------|-----------------|------|------|-------------|------------|-------------|
| SN74LS90DR | SOIC | D | 14 | 2500 | 367.0 | 367.0 | 38.0 |
| SN74LS92NSR | SO | NS | 14 | 2000 | 367.0 | 367.0 | 38.0 |

14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

W (R-GDFP-F14)

CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14



N (R-PDIP-T**)

PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AB.



D (R-PDSO-G14)

PLASTIC SMALL OUTLINE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Publication IPC-7351 is recommended for alternate designs.
- D. Laser cutting apertures with trapezoidal walls and also rounding corners will offer better paste release. Customers should contact their board assembly site for stencil design recommendations. Refer to IPC-7525 for other stencil recommendations.
- E. Customers should contact their board fabrication site for solder mask tolerances between and around signal pads.



MECHANICAL DATA

NS (R-PDSO-G**)

14-PINS SHOWN

PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in millimeters.
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion, not to exceed 0,15.

