SN54ALS168B, SN54ALS169B, SN54AS168, SN54AS169 SN74ALS168B, SN74ALS169B, SN74AS168, SN74AS169 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

MARCH 1984 - REVISED MAY 1986

- Fully Synchronous Operation for Counting and Programming
- Internal Look-Ahead for Fast Counting
- Carry Output for n-Bit Cascading
- Fully Independent Clock Circuit
- Package Options Include Plastic "Small Outline" Packages, Ceramic Chip Carriers, and Standard Plastic and Ceramic 300-mil DIPs
- Dependable Texas Instruments Quality and Reliability


description

These synchronous presettable counters feature an internal carry look-ahead for cascading in high-speed counting applications. The 'ALS168B and 'AS168 are decade counters and the 'ALS169B and 'AS169 are debt binary counters. Synchronous operation is provided by having all flip-flops clocked simultaneously so that the outputs change coincident with each other when so instructed by the countenable inputs and internal gating. This mode of operation helps eliminate the output counting spikes that are normally associated with asynchronous (ripple clock) counters. A buffered clock input triggers the four flip-flops on the rising (positive-going) edge of the clock waveform.

These counters are fully programmable; that is, the outputs may each be preset to either level. The load input circuitry allows loading with the carry-enable output of cascaded counters. As loading is synchronous, setting up a low level at the load input disables the counter and causes the outputs to agree with the data inputs after the next clock pulse.

SN54ALS', SN54AS' . . . J PACKAGE SN74ALS', SN74AS' . . . D OR N PACKAGE (TOP VIEW) U/D 1 ∪16∏ VCC CLK | 2 15 RCO $A \prod_{3}$ 14 🗌 QA B ∏4 13 \ QB с∏₅] ac 12 D 🛮 e 11 ENP 17 10 ENT GND 18 9 LOAD

SN54ALS', SN54AS' . . . FK PACKAGE (TOP VIEW)



NC-No internal connection

The carry look-ahead circuitry provides for cascading counters for n-bit synchronous application without additional gating. Instrumental in accomplishing this function are two count-enable inputs and a carry output. Both count enable inputs ($\overline{\text{ENP}}$ and $\overline{\text{ENT}}$) must be low to count. The direction of the count is determined by the level of the U/\overline{D} input. When U/\overline{D} is high, the counter counts up; when low, it counts down. Input $\overline{\text{ENT}}$ is fed forward to enable the carry output. The riple carry output ($\overline{\text{RCO}}$) thus enabled will produce a low-level pulse while the count is zero (all inputs low) counting down or maximum (9 or 15) counting up. This low-level overflow carry pulse can be used to enable successive cascaded stages. Transistions at $\overline{\text{ENP}}$ or $\overline{\text{ENT}}$ are allowed regardless of the level of the clock input. All inputs are diode-clamped to minimize transmission-line effects, thereby simplifying system design.

These counters feature a fully independent clock circuit. Changes at control inputs (ENP, ENT, LOAD, U/D) that will modify the operating mode have no effect on the contents of the counter until clocking occurs. The function of the counter (whether enabled, disabled, loading, or counting) will be dictated solely by the conditions meeting the stable setup and hold times.

The SN54ALS168B, SN54AS168, SN54ALS169B, and SN54AS169 are characterized for operation over the full military temperature range of $-55\,^{\circ}$ C to 125 °C. The SN74ALS168B, SN74AS168, SN74ALS169B, and SN74AS169 are characterized for operation from 0 °C to 70 °C.


PRODUCTION DATA documents contain information current as of publication date. Products conform to specifications per the terms of Texas Instruments standard warranty. Production processing does not necessarily include testing of all parameters.




Copyright © 1984, Texas Instruments Incorporated

2-171


POST OFFICE BOX 655012 • DALLAS, TEXAS 75265



'ALS168B, 'AS168 logic diagram (positive logic)



'ALS168B, 'AS168 logic symbol[†]




[†]This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.


> INSTRUMENTS POST OFFICE BOX 655012 . DALLAS, TEXAS 75265

(11) QD

D (6)



'ALS169B, 'AS169 logic symbol[†]



†This symbol is in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12. Pin numbers shown are for D, J, and N packages.




SN54ALS168B, SN54AS168, SN74ALS168B, SN74AS168 SYNCHRONOUS 4-BIT UP/DOWN DECADE COUNTERS

'ALS168B, 'AS168 typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to BCD seven
- 2. Count up to eight, nine (maximum), zero, one, and two
- Inhibit
- 4. Count down to one, zero (minimum), nine, eight, and seven




TEXAS INSTRUMENTS
POST OFFICE BOX 655012 • DALLAS, TEXAS 75265

2-174

'ALS169B, 'AS169 typical load, count, and inhibit sequences

Illustrated below is the following sequence:

- 1. Load (preset) to binary thirteen
- 2. Count up to fourteen, fifteen (maximum), zero, one, and two
- 3. Inhibit
- 4. Count down to one, zero (minimum), fifteen, fourteen, and thirteen





2-175

SN54ALS168B, SN54ALS169B, SN74ALS168B, SN74ALS169B SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

Supply voltage, VCC 7 V Input voltage 5 N54ALS168B, SN54ALS169B -55°C to 125°C SN74ALS168B, SN74ALS169B 0°C to 70°C

recommended operating conditions

2

ALS and AS Circuits

			1	54ALS1 54ALS1			SN74ALS168B SN74ALS169B		UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	1
Vcc	Supply voltage		4.5	5	5.5	4.5	5	5.5	V
VIH	High-level input voltage		2			2			V
VIL	Low-level input voltage				0.7	† ·		0.8	V
ЮН	High-level output current				-0.4			-0.4	mA
loL	Low-level output current				4			8	mA
fclock	Clock frequency		0		22	0		40	MHz
tw	Pulse duration	CLK high or low	14			12.5			ns
		A, B, C, or D	20			15			
	Satura timo hoforo CLVA	ENP or ENT	25			15			
t _{su}	Setup time before CLK†	LOAD	20			15			- ns
		U/D	28			15			1
th	Hold time, data after CLK1		0			0			ns
TA	Operating free-air temperati	.ure	-55		125	0		70	°C

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER	TEST CONDITIONS	SN54ALS168B SN54ALS169B	SN74ALS168B SN74ALS169B	UNIT
		MIN TYP† MAX	MIN TYP [†] MAX	7
ViK	$V_{CC} = 4.5 \text{ V}, \qquad I_{I} = -18 \text{ mA}$	-1.5	- 1.5	V
∨он	$V_{CC} = 4.5 \text{ V to } 5.5 \text{ V}, I_{OH} = -0.4 \text{ mA}$	V _{CC} - 2	V _{CC} -2	V
Vai	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 4 \text{ mA}$	0.25 0.4	0.25 0.4	I v
VOL	$V_{CC} = 4.5 \text{ V}, \qquad I_{OL} = 8 \text{ mA}$		0.35 0.5	7 °
l _l	$V_{CC} = 5.5 \text{ V}, \qquad V_{ } = 7 \text{ V}$	0.1	0.1	mA
І ІН	$V_{CC} = 5.5 \text{ V}, \qquad V_{\parallel} = 2.7 \text{ V}$	20	20	μА
ll.	$V_{CC} = 5.5 \text{ V}, \qquad V_{\parallel} = 0.4 \text{ V}$	-0.2	-0.2	mA
lo‡	$V_{CC} = 5.5 \text{ V}, \qquad V_{O} = 2.25 \text{ V}$	-30 -112	-30 -112	mA
¹ CC	V _{CC} = 5.5 V	15 25	15 25	mA

 $^{^{\}dagger}$ All typical values are at V_{CC} = 5 V, T_{A} = 25 °C.



^{*}The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, Ios.

SN54ALS168B, SN54ALS169B, SN74ALS168B, SN74ALS169B SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

'ALS168B, 'ALS169B switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 4 C _L = 50 RL = 500 T _A = MII LS168B LS169B	Ω,	LS168B	UNIT
			MIN	MAX	MIN	MAX	
fmax			22		40		MHz
tPLH		RCO	3	25	3	20	ns
tPHL	CLK	RCO	6	25	6	20	115
tPLH			2	20	2	15	
tPHL temperature	CLK	Any Q	5	23	5	20	ns
tPLH			2	16	2	13	
†PHL	ENT	RCO	3	. 24	3	16	ns
tPLH	 _ 		5	22	5	19	
tPHL	U/D	RCO	5	22	5	19	ns

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.



absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

input voitage		7 V
	SN54AS168, SN54AS169	
	SN74AS168, SN74AS169	0 °C to 70 °C
Storage temperature range		65 °C to 150 °C

recommended operating conditions

ALS and AS Circuits

				N54AS1 N54AS1		SN74AS168 SN74AS169			UNIT	
			MIN	NOM	MAX	MIN	NOM	MAX]	
VCC	Supply voltage		4.5	5	5.5	4.5	5	5.5	V	
VIH	High-level input voltage		2			2		•	V	
VIL	Low-level input voltage				0.8			0.8	V	
Юн	High-level output current				- 2			- 2	mA	
lOL	Low-level output current				20			20	mA	
fclock	Clock frequency		0		65	0		75	MHz	
t _w	Pulse duration	CLK high or low	7.7			6.7			ns	
		A, B, C, or D	10	***		8			ns	
		ENP or ENT	10			8				
t _{su}	Setup time before CLK1	LOAD	10			8				
		U/D	10			8			t	
th	Hold time, data after CLK1		2			0			ns	
TA	Operating free-air temperat	ure	- 55		125	0	-	70	°C	

electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		ARAMETER TEST CONDITIONS		SN54AS168 SN54AS169			SN74AS168 SN74AS169			UNIT	
				MIN TYP†		MAX	MIN TYP†		MAX	İ	
VIK		$V_{CC} = 4.5 V$	I _I = -18 mA			~ 1.2			- 1.2	V	
VOH	+	$V_{CC} = 4.5 \text{ V to 5.5}$	5 V , $1_{OH} = -2 \text{ mA}$	Vcc-	2		v _{cc} -	2		V	
Vol		$V_{CC} = 4.5 \text{ V},$	I _{OL} = 20 mA		0.25	0.5		0.25	0.5	V	
ł,	LOAD, ENT, U/D	V _{CC} = 5.5 V,	V _I = 7 V			0.2			0.2		
'1	All others	VCC = 3.5 V,	V - / V			0.1			0.1	mA	
Ιн	LOAD, ENT, U/D	V _{CC} = 5.5 V,	V _I = 2.7 V			40	-		40	·	
'IH	All others	VCC = 5.5 V,	V = 2.7 V			20			20	μΑ	
hц	LOAD, ENT, U/D	V _{CC} = 5.5 V,	V _I = 0.4 V			- 1			- 1		
111.	All others,		= 5.5 V, V ₁ = 0.4 V			-0.5			-0.5	mA	
10‡		$V_{CC} = 5.5 V,$	V _O = 2.25 V	- 30		-112	- 30		-112	mA	
Icc		V _{CC} = 5.5 V			41	63		41	63	mA	

 $^{^{\}dagger}$ All typical values are at $V_{CC} = 5 \text{ V}$, $T_A = 25 ^{\circ}\text{C}$.



The output conditions have been chosen to produce a current that closely approximates one half of the true short-circuit output current, los-

SN54AS168, SN54AS169, SN74AS168, SN74AS169 SYNCHRONOUS 4-BIT UP/DOWN DECADE AND BINARY COUNTERS

'AS168, 'AS169 switching characteristics (see Note 1)

PARAMETER	FROM (INPUT)	TO (OUTPUT)		V _{CC} = 4 C _L = 50 RL = 500 T _A = MIR	Ω, to MAX		UNIT
•	(iiidi O1)	(001101)	SN54AS168 SN74AS1 SN54AS169 SN74AS1				
			MIN	MAX	MIN	MAX	1
f _{max}			65		75		MHz
^t PLH	CLK	RCO	3	17.5	3	16.5	ns
tPHL	CLK	(LOAD high or low)	2	14	2	13	, ns
†PLH	OL IX	Any Q	1	7.5	1	7	ns
[†] PHL	CLK	Any C	2	14	2	13] ""
^t PLH	ENT	RCO	1.5	10	1.5	9	ns
tPHL .	ENI	ACO	1.5	10	1.5	9	, 15
[†] PLH	U/D	RCO	2	14	2	12	ns
tPHL	טיט	ACO	2	14.5	2	13	1 "

NOTE 1: Load circuit and voltage waveforms are shown in Section 1.

