# SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197, SN74S1

**SDLS077** 

OCTOBER 1976-REVISED MARCH 1988

- Performs BCD, Bi-Quinary, or Binary Counting
- Fully Programmable
- Fully Independent Clear Input
- Input Clamping Diodes Simplify System Design
- Output Q<sub>A</sub> Maintains Full Fan-out Capability In Addition to Driving Clock-2 Input

	GUARAI	NTEED	TYPICAL
TYPES	COUNT FR	EQUENCY	POWER DISSIPATION
	CLOCK 1	CLOCK 2	FUNER DISSIFATION
196, 197	0-50 MHz	0-25 MHz	240 mW
'LS196, 'LS197	0-30 MHz	0-15 MHz	80 mW
'\$196, 'S197	0-100 MHz	0-50 MHz	375 mW

#### description

These high-speed monolithic counters consist of four d-c coupled, master-slave flip-flops, which are internally interconnected to provide either a divide-by-two and a divide-by-five counter ('196, 'LS196, 'S196) or a divide-by-two and a divide-by-eight counter ('197, 'LS197, 'S197). These four counters are fully programmable; that is, the outputs may be preset to any state by placing a low on the count/load input and entering the desired data at the data inputs. The outputs will change to agree with the data inputs independent of the state of the clocks.

During the count operation, transfer of information to the outputs occurs on the negative-going edge of the clock pulse. These counters feature a direct clear which when taken low sets all outputs low regardless of the states of the clocks.


These counters may also be used as 4-bit latches by using the count/load input as the strobe and entering data at the data inputs. The outputs will directly follow the data inputs when the count/load is low, but will remain unchanged when the count/load is high and the clock inputs are inactive.

All inputs are diode-clamped to minimize transmission-line effects and simplify system design. These circuits are compatible with most TTL logic families. Series 54, 54LS, and 54S circuits are characterized for operation over the full military temperature range of  $-55^{\circ}$ C to 125°C; Series 74, 74LS, and 74S circuits are characterized for operation from 0°C to 70°C.

SN54196, SN54LS196, SN54S196, SN54197, SN54LS197, SN54S197...J OR W PACKAGE SN74196, SN74197...N PACKAGE SN74LS196, SN74S196, SN74LS197, SN74S197...D OR N PACKAGE (TOP VIEW)

LOAD		U14 Vcc
α <sub>C</sub> □	2	13 CLR
с□	3	12 □ Q <sub>D</sub>
ΑC	4	ס⊈וו
Ω <sub>Α</sub> □	5	10ДВ
CLK 2	6	эДОВ
GND 🗀	7	8 <b>□</b> CLK 1

\$N54L\$196, \$N54\$196, \$N54L\$197, \$N54\$197...FK PACKAGE (TOP VIEW)



NC - No internal connection

#### logic symbols<sup>†</sup>

'197, 'LS197, 'S197 '196, 'LS196, 'S196 LOAD (1) CLR (13) CLR 1131 CT - 0 CLK1 (8) (8) DIV2 CLK1 A (4) A (4) QΑ 10 10 CLK2 (6) (6) B (10) -Qa -QR (10) (2) 121 -Qc (3) -ac ·Ωn · an (11)

Pin numbers shown are for D, J, N, and W packages.

<sup>&</sup>lt;sup>†</sup> These symbols are in accordance with ANSI/IEEE Std 91-1984 and IEC Publication 617-12.

# SN54196, SN54197, SN54LS196, SN54LS197, SN54S196, SN54S197, SN74196, SN74197, SN74LS196, SN74LS197, SN74S196, SN74S197, SN74S1

#### typical count configurations

'196, 'LS196, and 'S196 typical count configurations and function tables are the same as those for '176.


'197, 'LS197, and 'S197 typical count configurations and function tables are the same as those for '177.


#### logic diagrams


'196, 'LS196, and 'S196 logic diagrams are the same as those for '176.

'197, 'LS197, and 'S197 logic diagrams are the same as those for '177.

#### schematics of inputs and outputs







# SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

# absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1) .										 _							7 V
Input voltage							_										5.5 V
Interemitter voltage (see Note 2) .																	5.5 V
Operating free-air temperature range:	SN54196,	SNE	4197	7 Cir	rcuit	5							_Ę	ر ئۇ	Сt	o 1	25°C
	SN74196,																
Storage temperature range , .																	

NOTES: 1. Voltage values are with respect to network ground terminal.

2. This is the voltage between two emitters of a multiple-emitter transistor. For this circuit, this rating applies between the Clear and Load inputs.

#### recommended operating conditions

		SN54	4196, SN	54197	SN74	196, SN7	74197	
		MIN	NOM	MAX	MIN	NOM	MAX	וואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	٧
High-level output current, IOH				-800			-800	μА
Low-level output current, IOL				16			16	mA
0	Clock-1 input	0		50	0		50	
Count frequency	Clock-2 input	0		25	0		25	MH:
	Clock-1 input	10			10			
B. C. C. C.	Clock-2 input	20			20			١
Pulse width, t <sub>w</sub>	Clear	15			15		•	ns
	Load	20			20			
January Marie 20	High-level data	tw(load)			tw(load)			
Input hold time, th (see Nate 3)	Low-level data	t <sub>w{load}</sub>			tw(foad)			ns
In the state of th	High-level data	10			10			
Input setup time, t <sub>su</sub> (see Note 3)	Low-level data	15			15			ns
Count enable time, ten (see Note 4)		20			20			ns
Operating free-air temperature, TA		-55		125	0		70	Ĵ,C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
  - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

# SN54196, SN54197, SN74196, SN74197 50-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

# electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

	PARAMETER	i	TEST C	ONDITION	et	SN54	196, SN	74196	SN54	197, SN	74197	
		· 	1231 0	DIADI LIDIA	<i>ې</i>	MIN	TYP‡	MAX	MIN	TYP‡	MAX	TINU
$v_{IH}$	High-level input voltage					2			2			V
VIL	Low-level input voltage							0.8			0.8	V
$v_{IK}$	Input clamp voltage		V <sub>CC</sub> = MIN,	I <sub>I</sub> = -12 m	A			-1.5			-1.5	V
Vон	High-level output voltage	<del></del>	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,	V <sub>IH</sub> = 2 V,		2.4	3.4		2.4	3.4		v
VoL	Low-level output voltage	!	V <sub>CC</sub> = MIN, V <sub>IL</sub> = 0.8 V,				0.2	0.4	·	0,2	0.4	V
IJ	Input current at maximu	m input voltage	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 5.5 V				1 ;			1	mΑ
		Data, Load						40			40	
l <sub>tH</sub>	High-level input current	Clear, clock 1	VCC = MAX,	V <sub>1</sub> = 2.4 V				80			80	μА
		Clack 2						120			80	<u> </u>
		Data, Load						-1.6		***************************************	-1.6	
ı	The Hered Street Advanced	Clear	7,,					-3.2		-	-3.2	İ
ΊL	Low-level input current	Clock 1	Vcc = MAX, '	V   = U.4 V				-4.8			<b>-4.8</b>	mΑ
		Clock 2						-6.4			-3,2	
laa	Chart size it autout auto	ant 8	V	`	SN54'	-20		-57	-20		-57	
'os	Short-circuit output curr	ents	V <sub>CC</sub> = MAX		SN74'	-18		-57	-18		-57	mΑ
Icc	Supply current		V <sub>CC</sub> = MAX,	See Note 5			48	59		48	59	mΑ

NOTE 5: ICC is measured with all inputs grounded and all outputs open.

#### switching characteristics, VCC = 5 V, TA = 25°C

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS		SN5419 SN7419		l	N5419		UNIT
	(IIII-O1)	10011017		MIN	TYP	MAX	MIN	TYP	MAX	1
fmax	Clock 1	QA		50	70		50	70	•	MHz
tPLH	Clock 1	QA			7	12		7	12	
<sup>t</sup> PHL	GIOCK I	Ψ <sub>A</sub>			10	15		10	15	ns
ŧРLН	Clock 2	o <sub>B</sub>			12	18		12	18	
tPHL_	CIGER 2				14	21		14	21	ns
<sup>t</sup> PLH	Clock 2	Q <sub>C</sub>			24	36		24	36	
tPHL	CIDEN 2		$C_L = 15  pF$ ,		28	42		28	42	ns
₹PLH	Clock 2	Q <sub>D</sub>	$R_L = 400 \Omega$		14	21		36	54	
₹PHL	GIOCK 2	40	See Note 6		12	18		42	63	ns
tpLH	A, B, C, D	α <sub>A</sub> , α <sub>B</sub> , α <sub>C</sub> , α <sub>D</sub>			16	24		16	24	
tPHL .	1, 3, 0, 5	-A, -B, -C, -C)			25	38		25	38	ns
†PLH	Load	Апу			22	33		22	33	
tPHL		7			24	36	-	24	36	ns
<sup>†</sup> PHL	Clear	Any			25	37		25	37	ns

 $<sup>\#</sup>f_{\text{max}} = \text{maximum count frequency}.$ 

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that testing f<sub>max</sub>, V<sub>IL</sub> = 0.3 V.



<sup>&</sup>lt;sup>†</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

<sup>&</sup>lt;sup>‡</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25 ^{\circ}\text{C}$ .

Not more than one output should be shorted at a time.


<sup>10</sup>A outputs are tested at I<sub>OL</sub> = 16 mA plus the limit value of I<sub>IL</sub> for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54/74 loads.


tpLH = propagation delay time, low-to-high-level output.


tpHL ≡ propagation delay time, high-to-low-level autput.


# SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

#### schematics of inputs and outputs









## absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, VCC (see Note 1)			7 V
Input voltage			<b>5.5</b> V
Operating free-air temperature range:	SN54LS196, SN54LS197	Circuits	-55°C to 125°C
•	SN74LS196, SN74LS197	Circuits	0°C to 70°C
Storage temperature range			-65°C to 150°C

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

			SN54LS1	96, SN5	4LS197	SN74LS1	96, SN7	4LS197	UNIT
			MIN	NOM	MAX	MIN	NOM	MAX	UNIT
Vcc	Supply voltage		4.5	5	5.5	4.75	5	5.25	V
IOH	High-level output current			_	-400			-400	μА
loL	Low-level output current				4			В	mΑ
	Count frequency	Clock-1 input	0		30	0		30	
	Count frequency	Clack-2 input	0		15	0		15	MHz
	<del></del>	Clock-1 input	20			20			
	Pulse width	Clock-2 input	30			30			
t <sub>w</sub>	ruise wiatti	Clear	15			15			ns
		Load	20			20			
4.	Input hold time, (see Note 3)	High-level data	tw(loai	d)		tw(loa	d)		
th	input noid ame, isse Note 3/	Low-level data	tw(load	d)		tw(loa	d)		ns
	In the same of the Albana 21	High-level data	10			10			
<sup>t</sup> su	Input setup time, (see Note 3)	Low-level data	15			15			ns
• • •	Course and a simple state of the state of th	Clock 1	30			30			
<sup>†</sup> enable	Count enable time, (see Note 4)	Clock 2	50			50			ns
Тд	Operating free-air temperature		55		125	0	•	70	°C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
  - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.

# SN54LS196, SN54LS197, SN74LS196, SN74LS197 30-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

#### electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

						Sf	V54LS1	96	l sr	174LS1	96	
	PARAMI	ETER	TES	ST CONDITION:	S†	St	154LS1	97	SF	174LS1	97	UNIT
						MIN	TYP <sup>‡</sup>	MAX	MIN	TYP‡	MAX	
Vitt	High-level input v	voltage				2			_ 2			٧
VIL	Low-level input v	oltage	-					0.7			8.0	٧
$v_{IK}$	Input clamp volta	age	VCC = MIN,	I <sub>I</sub> = -18 mA				-1.5			<b>−1.5</b>	٧
۷ОН	High-level output	t voltage	V <sub>CC</sub> = MIN,			2.5	3.4	-	2,7	3.4		٧
			VCC = MIN,	, I <sub>OH</sub> = -400 μ/ V <sub>IH</sub> = 2 V,	IOL = 4 mA		0,25	0,4		0.25	0.4	<u> </u>
VOL	Low-level output	voitage	VIL = VIL max		IOL = 8 mA					0.35	0.5	\ \
	Laguet augrant	Data, Load						0.1			0.1	
1.	Input current at maximum	Clear, ctock 1	V <sub>CC</sub> + MAX,	V = = U				0,2			0.2	
Ч	input voltage	Clock 2 of 'LS196	VCC - IVIAA,	VI - 3.5 V		_		0.4			0.4	mA
	mpat vortage	Clock 2 of 'LS197						0.2			0.2	
	•	Data, Load						20			20	
1	High-level	Clear, clock 1	V <sub>CC</sub> = MAX,	V <sub>1</sub> = 2.7.V				40			40	μΑ
ΉН	input current	Clock 2 of 'LS196	VCC - IWAA,	V 1 - 2.7 V				80			80	, ,,,
		Clock 2 of 'LS197						40			40	
		Data, Load						-0.4			-0.4	
	Low-level	Clear						-0.8			-0.8	
ΙΙL	Input current	Clock 1	VCC = MAX,	V <sub>j</sub> = 0.4 V				-2.4			-2.4	mΑ
		Clock 2 of 'LS196						-2.8			-2.8	l
		Clock 2 of 'LS197						-1.3			-1.3	
los	Short-circuit outp	out current\$	VCC = MAX			-20		-100	-20		-100	_
ICC	Supply current		V <sub>CC</sub> = MAX,	See Note 5			16	27		16	27	mA

 $<sup>^\</sup>dagger$  For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions.

NOTE 5.  $I_{\mbox{CC}}$  is measured with all inputs grounded and all outputs open.

#### switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER#	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	1	154LS1 174LS1			154 LS1 174 LS1		דואט
	(IIVPUT)	(001201)		MIN	TYP	MAX	MIN	TYP	MAX	
f <sub>max</sub>	Clock 1	Q <sub>A</sub>		30	40		30	40		MHz
tPLH	Clock 1	QA			8	15		8	15	пъ
tPHL	CIOCK	UA			13	20		14	21	
tPLH .	Clock 2	n <sub>e</sub>			16	24		12	19	ns
tPHL	Olock 2	αB			22	33		23	35	113
<sup>†</sup> PLH	Clock 2	0-	C <sub>L</sub> = 15 pF,		38	57		34	51	П\$
tPH L	CIOCK 2	oc □	<del>=</del>		41	62		42	63	115
<sup>†</sup> PLH	Clock 2		R <sub>L</sub> = 2 kΩ, See Note 6		12	18		55	78	
<sup>t</sup> PH L	CIOCK 2	<sub>QD</sub>	See Note 6		30	45		63	95	ns
<sup>t</sup> PLH				<u></u>	20	30		18	27	
tPHL	A, B, C, D	α <sub>A</sub> , α <sub>B</sub> , α <sub>C</sub> α <sub>D</sub>			29	44		29	44	ns
<sup>t</sup> PLH	Load	Λ			27	41		26	39	
tPHL.	LONG	Any			30	45		30	45	n.s
tPH L	Clear	Any			34	51		34	51	ns

<sup>#</sup>f<sub>max</sub> ≡ maximum count frequency.

NOTE 6: Load circuit, input conditions, and voltage waveforms are the same as those shown for the '176, '177 except that  $t_f \le 15$  ns,  $t_f \le 6$  ns, and  $V_{ref} = 1.3$  V (as opposed to 1.5 V).



 $<sup>^{\</sup>ddagger}$ All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}$ C.


<sup>\$</sup>Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.


<sup>\*</sup> QA outputs are tested at specified IQL plus the limit value of I<sub>|</sub>L for the clock-2 input. This permits driving the clock-2 input while maintaining full fan-out capability.


TIPE TO THE Propagation delay time, low-to-high-level output, tpHL ≡ propagation delay time, high-to-low-level output.

## SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

#### schematics of inputs and outputs







#### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC</sub> (see Note 1)											 									. 7	V
Input voltage			-	-				÷			 	 	-	-		-			÷	5.5	٧
Operating free-air temperature range:	SN	545	5196	3, 5	SNE	45	197	' Ci	rcuit	S			-				_	55°	C to	125	С
	SN	748	3196	3, 5	SN7	<b>4</b> S	197	' Çi	rcuit	5		 						0	°C t	o 70°	С
Storage temperature range											 							65°	C to	1 <b>50</b> °	С

NOTE 1: Voltage values are with respect to network ground terminal.

#### recommended operating conditions

		SN54	S196, SN5	4S197	SN745	S196, SN7	4\$197	UNIT
		MIN	MOM	MAX	MIN	NOM	MAX	וואט
Supply voltage, VCC		4.5	5	5.5	4.75	5	5.25	V
High-level output current, IOH				-1		•	-1	mA
Low-level output current, IOL				20			20	mA
Clark former	Clock-1 input	0		100	0		100	MHz
Clock frequency	Clock-2 input	0		50	0		50	MHZ
	Clock-1 input	5			5			
6.1	Clock-2 input	10			10			]
Pulse width, t <sub>W</sub>	Clear	30			30		•	ns
	Load	5			5			1
No. 2	High-level data	31			31			
Input hold time, th (see Note 3)	Low-level data	31			31			ns
Inner Mate 21	High-level data	61			61			
Input setup time, t <sub>SU</sub> (see Note 3)	Low-level data	61			61			ns
Count enable time, ten (see Note 4)		12		•	12		•	ns
Operating free-air temperature, TA		-55		125	0		70	°C

- NOTES: 3. Setup and hold times are with respect to the falling edge of the load input.
  - 4. Minimum count enable time is the interval immediately preceding the negative-going edge of the clock pulse during which interval the count/load and clear inputs must both be high to ensure counting.



# SN54S196, SN54S197, SN74S196, SN74S197 100-MHz PRESETTABLE DECADE OR BINARY COUNTERS/LATCHES

## electrical characteristics over recommended operating free-air temperature range (unless otherwise noted)

PARAMETER		TEST CONDITIONS †				SN54S196, SN74S196			SN54S197, SN74S197			UNIT
						MIN	TYP‡	MAX	MIN	TYP#	MAX	1
V <sub>fH</sub>						2			2			V
VIL								0.8			0.8	V
Vik		V <sub>CC</sub> = MIN,	l <sub>I</sub> = −18 mA					-1.2			-1.2	V
V		VCC = MIN,	V <sub>IH</sub> = 2 V,		545	2.5	3.4		2.5	3.4		V
νон		VIL = 0.8 V,	IOH = -1 mA		745	2.7	3.4		2.7	3.4		
VOL		V <sub>CC</sub> = MIN, I <sub>OL</sub> = 20 mA ¢	V <sub>IH</sub> = 2 V,	V <sub>IL</sub> = (	).8 V,			0.5			0.5	٧
1 <sub>1</sub>		V <sub>CC</sub> = MAX,	V <sub>I</sub> ≈ 5.5 V			1		1			1	mA
Чн	Clock 1, clock 2	VCC = MAX,	V <sub>1</sub> = 2.7 V					150			150	
'IH	All other inputs							50			50	μΑ
L.	Data, Load Clear	V <sub>CC</sub> = MAX,	W = 0.5N					-0.75		-	- 0.75	mΑ
IL	Clock 1		V  - 0.5 V					-8			8	mΑ
	Clock 2							-10			-6	mΑ
105§		V <sub>CC</sub> = MAX				-30	<del> </del>	-110	-30		-110	mA
lcc		V <sub>CC</sub> = MAX,	San Note 5		54S		75	110		75	110	0
100		VCC - MAA,			74\$	75 120			75	120	mA	

<sup>†</sup> For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions,

NOTE 5: ICC is measured with all input grounded and all outputs open.

## switching characteristics, $V_{CC} = 5 \text{ V}$ , $T_{\Delta} = 25^{\circ} \text{ C}$

PARAMETER#	(FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	SN54S196, SN74S196			SN54S197, SN74S197			UNIT
				MIN	TYP	MAX	MIN 100	TYP 140	MAX ·	MHz
fmax				100	140					
tplH	Clack 1	QA			5	10		5	10	ns
<sup>t</sup> PHL	Clock				6	10		6	10	
<sup>t</sup> P <b>L</b> H	Clock 2	α <sub>B</sub>			5	10		5	10	ns
<sup>t</sup> PHL					8	12		8	12	
<sup>t</sup> PLH	Clock 2	σ <sub>C</sub>			12	18		12	18	
<sup>t</sup> PHL			$R_L$ = 280 $\Omega$ , $C_L$ = 15 pF, See Note 7		16	24		15	22	ns
tPLH	Clock 2	a <sub>D</sub>			5	10		18	27	ns
<sup>t</sup> PHL	CIOCK 2	40			8	12	· · ·	22	33	
<sup>†</sup> PLH	A,B,C,D	$\sigma_{A}, \sigma_{B}, \sigma_{C}, \sigma_{D}$			7	12		7	12	1
<sup>†</sup> PHL					12	18		12	18	ns
<sup>t</sup> PLH	Load	Any			10	18	İ	10	18	
<sup>t</sup> PHL	COBU				12	18		12	18	ns
<sup>t</sup> PHL	Clear	Any			26	37		26	37	ns

<sup>#</sup>fmax = maximum count frequency.

NOTE 7: Load circuit, input conditions, and voltage waveforms are the same as those shown in Section 1.

<sup>‡</sup> All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_A = 25^{\circ}\text{C}$ .

¶  $Q_A$  outputs are tested at  $I_{OL} = 20 \text{ mA}$  plus the limit value of  $I_{IL}$  for the clock-2 input. This permits driving the clock-2 input while fanning out to 10 Series 54S/74S loads.

<sup>§</sup> Not more than one output should be shorted at a time, and duration of the short-circuit should not exceed one second.

 $tp_{LH} \equiv propagation delay time, low-to-high-level output.$ 

tpHL = propagation delay time, high-to-low-level output.

#### IMPORTANT NOTICE

Texas Instruments (TI) reserves the right to make changes to its products or to discontinue any semiconductor product or service without notice, and advises its customers to obtain the latest version of relevant information to verify, before placing orders, that the information being relied on is current.

TI warrants performance of its semiconductor products and related software to the specifications applicable at the time of sale in accordance with TI's standard warranty. Testing and other quality control techniques are utilized to the extent TI deems necessary to support this warranty. Specific testing of all parameters of each device is not necessarily performed, except those mandated by government requirements.

Certain applications using semiconductor products may involve potential risks of death, personal injury, or severe property or environmental damage ("Critical Applications").

TI SEMICONDUCTOR PRODUCTS ARE NOT DESIGNED, INTENDED, AUTHORIZED, OR WARRANTED TO BE SUITABLE FOR USE IN LIFE-SUPPORT APPLICATIONS, DEVICES OR SYSTEMS OR OTHER CRITICAL APPLICATIONS.

Inclusion of TI products in such applications is understood to be fully at the risk of the customer. Use of TI products in such applications requires the written approval of an appropriate TI officer. Questions concerning potential risk applications should be directed to TI through a local SC sales office.

In order to minimize risks associated with the customer's applications, adequate design and operating safeguards should be provided by the customer to minimize inherent or procedural hazards.

TI assumes no liability for applications assistance, customer product design, software performance, or infringement of patents or services described herein. Nor does TI warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right of TI covering or relating to any combination, machine, or process in which such semiconductor products or services might be or are used.

Copyright © 1996, Texas Instruments Incorporated



## **PACKAGING INFORMATION**

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins	Package Qty	Eco Plan (2)	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
7601501CA	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
7601501DA	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
7601501DA	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SN54196J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SN54196J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SN54197J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SN54197J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SN54LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN54LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS196D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS196D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS196DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS196DR	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS197D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS197D	OBSOLETE	SOIC	D	14		TBD	Call TI	Call TI
SN74LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SN74LS197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74LS197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S196N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SN74S197N	OBSOLETE	PDIP	N	14		TBD	Call TI	Call TI
SNJ54196J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54196J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54197J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54197J	ACTIVE	CDIP	J	14	1	TBD	Call TI	Level-NC-NC-NC
SNJ54197W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54197W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54LS197FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54LS197FK	OBSOLETE	LCCC	FK	20		TBD	Call TI	Call TI
SNJ54LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ54LS197J	OBSOLETE	CDIP	J	14		TBD	Call TI	Call TI
SNJ54LS197W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI
SNJ54LS197W	OBSOLETE	CFP	W	14		TBD	Call TI	Call TI



#### PACKAGE OPTION ADDENDUM

26-Sep-2005

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in

a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS) or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

(3) MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.


#### 14 LEADS SHOWN



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package is hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only on press ceramic glass frit seal only.
- E. Falls within MIL STD 1835 GDIP1-T14, GDIP1-T16, GDIP1-T18 and GDIP1-T20.

# W (R-GDFP-F14)

# CERAMIC DUAL FLATPACK



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a ceramic lid using glass frit.
- D. Index point is provided on cap for terminal identification only.
- E. Falls within MIL STD 1835 GDFP1-F14 and JEDEC MO-092AB



#### FK (S-CQCC-N\*\*)

#### **28 TERMINAL SHOWN**

#### **LEADLESS CERAMIC CHIP CARRIER**



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. This package can be hermetically sealed with a metal lid.
- D. The terminals are gold plated.
- E. Falls within JEDEC MS-004



# N (R-PDIP-T\*\*)

# PLASTIC DUAL-IN-LINE PACKAGE

16 PINS SHOWN




- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Falls within JEDEC MS-001, except 18 and 20 pin minimum body length (Dim A).
- The 20 pin end lead shoulder width is a vendor option, either half or full width.



# D (R-PDSO-G14)

# PLASTIC SMALL-OUTLINE PACKAGE



- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- C. Body dimensions do not include mold flash or protrusion not to exceed 0.006 (0,15).
- D. Falls within JEDEC MS-012 variation AB.

