# **OKI** Semiconductor

# MSM7566/7567

Single Rail CODEC

### **GENERAL DESCRIPTION**

The MSM7566 and MSM7567 are single-channel CODEC CMOS ICs for voice signals ranging from 300 to 3400 Hz. These devices contain filter for A/D and D/A conversion.

Designed especially for a single-power supply and low-power applications, these devices are optimized for telephone terminals in digital wireless systems.

The MSM7566 and MSM7567 use newly-designed operational amplifiers to maintain small current deviations caused by power voltage fluctuations.

The devices use the same transmission clocks as those used in the MSM7508B and MSM7509B. The analog output signal, which is of a differential type, directly drives a handset receiver.

# **FEATURES**

- Single power supply: +2.7 V to +3.8 V
- Low power consumption

Operating mode:	15 mW Typ.	24 mW Max.	$V_{DD} = 3.0 \text{ V}$
Power save mode:	6 mW Typ.	18 mW Max.	$V_{DD} = 3.0 \text{ V}$
Power down mode:	0.03 mW Typ.	0.2 mW Max.	$V_{DD} = 3.0 \text{ V}$

• ITU-T Companding law

MSM7566: μ-law MSM7567: A-law

- Transmission characteristics comply with ITU-T G.714
- Built-in PLL eliminates a master clock
- Serial data rate: 64/128/256/512/1024/2048 kHz 96/192/384/768/1536/1544 kHz
- Adjustable transmit gain
- Adjustable receive gain
- Built-in reference voltage supply
- Built-in analog loop back test mode
- • Differential type analog output. Directly drives a piezoelectric type receiver equivalent to 1.2  $k\Omega$  +55 nF
- Analog output amplifiers can operate in the power save mode
- Pin-for-pin compatible with the MSM7541 and the MSM7542
- Package options:


20-pin plastic skinny DIP (DIP20-P-300-S1)

24-pin plastic SOP (SOP24-P-430-VK)


26-pin plastic TSOP (TSOP26/20-P-300-K)

Note: The product names are indicated in PIN CONFIGURATION.

# **BLOCK DIAGRAM**



# PIN CONFIGURATION (TOP VIEW)



20-Pin Plastic Skinny DIP MSM7566RS/7567RS

NC: No connect pin


#### PIN AND FUNCTIONAL DESCRIPTIONS

#### AIN+, AIN-, GSX

Transmit analog input and transmit level adjustment.

AIN+ is a non-inverting input to the op-amp; AIN- is an inverting input to the op-amp; GSX is connected to the output of the op-amp and is used to adjust the level, as shown below.

When not using AIN- and AIN+, connect AIN- to GSX and AIN+ to SG. During power saving and power down modes, the GSX output is at AG voltage.



Note:

In the non-inverting input type, connect a 10 pF to 20 pF capacitor between the GSX pin and the AG pin as illustrated in the figure above. This prevents the generation of distortion during high power supply voltage and high level signal (+3 to -3dBmO) input. In the inverting input type, eliminate the capacitor.

#### AG

Analog signal ground for digital signal circuits.

This ground is separate from the digital signal ground (DG) in this device. The AG pin must be connected to the DG pin on the printed circuit board and then connected to the analog ground.

#### **VFRO**

Receive filter output.


The output signal has an amplitude of 2.4 V<sub>PP</sub> above and below the signal ground voltage (SG) when the digital signal of +3 dBmO is input to PCMIN and can drive a load of 20 k $\Omega$  or more. For driving a load of 20 k $\Omega$  or less, connect a resistor of 20 k $\Omega$  or more should be connected between the pins VFRO and PWI.

When adding the frequency characteristics to the receive signal, refer to the application example. During power saving mode, the output of VFRO is at the voltage level of SG. During power down mode, the output is in a high impedance state.

### PWI, AOUT+, AOUT-

PWI is connected to the inverting input of the receive driver. The receive driver output is connected to the AOUT– pin. Therefore, the receive level can be adjusted with the pins VFRO, PWI, and AOUT–. When the PWI pin is not used, the PWI pin to the AOUT– pin, and leave open the pins AOUT– and AOUT+. The output of AOUT+ is inverted with respect to the output of AOUT–. Since the signal from which provides differential drive of an impedance of  $1.2~\mathrm{k}\Omega$  +55 nF, these outputs can directly be connected to a receiver of handset using a piezoelectric earphone.

Refer to the application example.



The other external signals can be output from AOUT+ and AOUT- during power saving, since these driver amplifiers are in the operational state. During power down mode, the output of AOUT+ and AOUT- is at the voltage level of SG through high impedance.

The electrical driving capability of the AOUT– pin and AOUT+ pin is  $\pm 1.3$  V maximum. The output load resistor has a minimum value of 0.6 k $\Omega$ .

If an output amplitude less than ±1.3 V is allowed, these outputs can drive a load resistance less than that described above.

#### $V_{DD}$

Power supply for +2.7 V to +3.8 V. (Typically 3.0 V)

#### **PCMIN**

PCM signal input.

A serial PCM signal input to this pin is converted to an analog signal in synchronization with the RSYNC signal and BCLOCK signal.

The data rate of the PCM signal is equal to the frequency of the BCLOCK signal.

The PCM signal is shifted at a falling edge of the BCLOCK signal and latched into the internal register when shifted by eight bits.

The start of the PCM data (MSD) is identified at the rising edge of RSYNC.

#### **BCLOCK**

Shift clock signal input for the PCMIN and PCMOUT signal.

When the frequency of the SYNC pulse is at 8 kHz, the BCLOCK frequency, equal to the data rate, is 64, 96, 128, 192, 256, 384, 512, 768, 1024, 1536, 1544, or 2048 kHz. Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

### **RSYNC**

Receive synchronizing signal input.

Eight required bits are selected from serial PCM signals on the PCMIN pin by the receive synchronizing signal.

Signals in the receive section are synchronized by this synchronizing signal. This signal must be synchronized in phase with the BCLOCK. The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics which are mainly the frequency characteristics of the receive section.

However, if the frequency characteristic of an applied system is not specified exactly, this device can operate in the range of 8 kHz ±2 kHz, but the electrical characteristics in this specification are not guaranteed. Even if the RSYNC signal is not present, the device is not in power saving state.

#### **XSYNC**

Transmit synchronizing signal input.

The PCM output signal from the PCMOUT pin is output in synchronization with this transmit synchronizing signal. This synchronizing signal triggers the PLL and synchronizes all timing signals of the transmit section.

This synchronizing signal must be synchronized in phase with BCLOCK.

The frequency should be 8 kHz ±50 ppm to guarantee the AC characteristics which are mainly the frequency characteristics of the transmit section.

However, if the frequency characteristic of an applied system is not specified exactly, this device can operate in the range of  $8\,\mathrm{kHz}\,\pm2\,\mathrm{kHz}$ , but the electrical characteristics in this specification are not guaranteed.

Setting this signal to logic "1" or "0" drives both transmit and receive circuits to the power saving state.

#### **TMC**

Control signal input for mode selection.

This pin select the normal operating mode or the analog loop-back mode.

In the analog loop-back mode, the receive filter output is connected to the transmit filter input and the digital signal input to the PCMIN pin is converted from a digital to an analog signal (D/A conversion). Next, the analog signal is converted to a digital signal (A/D conversion) through the receive filter and transmit filter. The result is output to the PCMOUT pin.

When in the analog loop-back mode, the VFRO pin outputs the SG level. (signal ground)

TMC Input	Mode
$< 0.16 \times V_{DD}$	Normal operation
> 0.45 × V <sub>DD</sub>	Analog loop-back

#### DG

Ground for the digital signal circuits.

This ground is separate from the analog signal ground. The DG pin must be connected to the AG pin on the printed circuit board to make a common analog ground.

#### **PDN**

Power down control signal.

A logic "0" level drives both transmit and receive circuits to a power down state.

#### **PCMOUT**

PCM signal output.

The PCM output signal is output from MSD in a sequential order, synchronizing with the rising edge of the BCLOCK signal.

MSD may be output at the rising edge of the XSYNC signal, based on the timing between BCLOCK and XSYNC.

This pin is in a high impedance state except during 8-bit PCM output. It is also in a high impedance state during power saving or power down modes.

A pull-up resistor must be connected to this pin because its output is configured as an open drain. This device is compatible with the ITU-T recommendation on coding law and output coding format.

The MSM7567(A-law) outputs the character signal, inverting the even bits.

Input/Output Lavel	PCMIN/PCM OUT															
Input/Output Level	MSM7566 (μ-law)					MSM7567 (A-law)					w)					
	MSD				MSD											
+Full scale	1	0	0	0	0	0	0	0	1	0	1	0	1	0	1	(
+0	1	1	1	1	1	1	1	1	1	1	0	1	0	1	0	-
-0	0	1	1	1	1	1	1	1	0	1	0	1	0	1	0	_
-Full scale	0	0	0	0	0	0	0	0	0	0	1	0	1	0	1	-(

#### SG

Signal ground voltage output.

The output voltage is 1/2 of the power supply voltage.

The output drive current capability is  $\pm 200 \,\mu\text{A}$ .

This pin provides the SG level for CODEC peripherals.

This output voltage level is undefined during power saving or power down modes.

#### SGC

Used to generate the signal ground voltage level by connecting a bypass capacitor.

Connect a  $0.1\,\mu\text{F}$  capacitor with excellent high frequency characteristics between the AG pin and the SGC pin.

During power saving and power down modes, the output of this pin is at the voltage level of SG with an output resistance of about 500 k $\Omega$ .

# **ABSOLUTE MAXIMUM RATINGS**

Parameter	Symbol	Condition	Rating	Unit
Power Supply Voltage	V <sub>DD</sub>	_	0 to 7	٧
Analog Input Voltage	VAIN	_	-0.3 to V <sub>DD</sub> + 0.3	V
Digital Input Voltage	V <sub>DIN</sub>	_	-0.3 to V <sub>DD</sub> + 0.3	V
Operating Temperature	Top	<u></u>	-30 to +85	°C
Storage Temperature	T <sub>STG</sub>		-55 to +150	°C

# **RECOMMENDED OPERATING CONDITIONS**

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Power Supply Voltage	V <sub>DD</sub>	_	+2.7	+3.0	+3.8	V
Analog Input Voltage	VAIN	Connect AIN- and GSX	_		1.4	V <sub>PP</sub>
Input High Voltage	V <sub>IH</sub>	XSYNC, RSYNC, BCLOCK, PCMIN. PDN. TMC	0.45 × V <sub>DD</sub>	_	V <sub>DD</sub>	٧
Input Low Voltage	V <sub>IL</sub>	POWIN, PDN, 1WC	0	_	0.16 × V <sub>DD</sub>	٧
Clock Frequency	F <sub>C</sub>	BCLOCK	64, 128, 2 2048, 96, 1536, 154	kHz		
Sync Pulse Frequency	Fs	XSYNC, RSYNC	6.0	8.0	10.0	kHz
Clock Duty Ratio	D <sub>C</sub>	BCLOCK	40	50	60	%
Digital Input Rise Time	t <sub>lr</sub>	XSYNC, RSYNC, BCLOCK,		_	50	ns
Digital Input Fall Time	t <sub>lf</sub>	PCMIN, PDN, TMC	_	-	50	ns
Transmit Sync Pulse Setting Time	t <sub>XS</sub>	BCLOCK→XSYNC, See Timing Diagram	100		_	ns
Transmit Sync Fulse Setting Time	t <sub>SX</sub>	XSYNC→BCLOCK, See Timing Diagram	100	_		ns
Receive Sync Pulse Setting Time	t <sub>RS</sub>	BCLOCK→RSYNC, See Timing Diagram	100		_	ns
neceive Sync Fulse Setting Time	t <sub>SR</sub>	RSYNC→BCLOCK, See Timing Diagram	100	_	_	ns
Sync Pulse Width	tws	XSYNC, RSYNC	1 BCLK	_	100	μs
PCMIN Set-up Time	t <sub>DS</sub>		100		_	ns
PCMIN Hold Time	t <sub>DH</sub>	_	100	_	_	ns
Digital Output Load	R <sub>DL</sub>	Pull-up resistor	0.5	_	_	kΩ
Digital Output Load	C <sub>DL</sub>	_	_	_	100	pF
Analog Input Allowable DC Offset	V.e	Transmit gain stage, Gain = 1	-100	_	+100	mV
Alialog Hiput Allowable DG Offset	V <sub>off</sub>	Transmit gain stage, Gain = 10	-10	_	+10	m۷
Allowable Jitter Width	—	XSYNC, RSYNC, BCLOCK	_	_	1.0	μs

# **ELECTRICAL CHARACTERISTICS**

# DC and Digital Interface Characteristics

 $(V_{DD} = +2.7 \text{ V to } +3.8 \text{ V}, Ta = -30^{\circ}\text{C to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Symbol Condition			Тур.	Max.	Unit						
	I <sub>DD1</sub>	Operating made	V <sub>DD</sub> = 3.8 V	_	13.0	17.0	mA						
	I <sub>DD4</sub>	Operating mode	$V_{DD} = 3.0 \text{ V}$	_	5.0	8.0	mA						
Power Supply Current	I <sub>DD2</sub>	Power-save mo XSYNC or BCL			2.0	6.0	mA						
	I <sub>DD3</sub>	Power-down m	_	0.01	0.05	mA							
Input High Voltage	V <sub>IH</sub>	_	0.45 × V <sub>DD</sub>	_	V <sub>DD</sub>	V							
Input Low Voltage	V <sub>IL</sub>	_	0.0		0.16 × V <sub>DD</sub>	v							
High Level Input Leakage Current	I <sub>IH</sub>	_	_	_		2.0	μА						
Low Level Input Leakage Current	IIL	_		_		0.5	μΑ						
Digital Output Low Voltage	V <sub>OL</sub>	Pull-up resistance $> 500 \Omega$		0.0	0.2	0.4	٧						
Digital Output Leakage Current	l <sub>0</sub>	_		_		_		_		_		10	μА
Input Capacitance	CIN	_		5	_	pF							

# **Transmit Analog Interface Characteristics**

 $(V_{DD} = +2.7 \text{ V to } +3.8 \text{ V}, Ta = -30^{\circ}\text{C to } 85^{\circ}\text{C})$ 

Parameter	Parameter Symbol		Min.	Тур.	Max.	Unit
Input Resistance	R <sub>INX</sub>	AIN+, AIN-	10			MΩ
Output Load Resistance	R <sub>LGX</sub>	GSX with respect to SG	20	_	_	kΩ
Output Load Capacitance	C <sub>LGX</sub>			_	50	pF
Output Amplitude	V <sub>OGX</sub>		-0.7	_	+0.7	v
Offset Voltage	Vosgx	Gain = 1	-20	_	20	m۷

# **Receive Analog Interface Characteristics**

 $(V_{DD} = +2.7 \text{ V to } +3.8 \text{ V}, \text{ Ta} = -30^{\circ}\text{C to } 85^{\circ}\text{C})$ 

Parameter	Symbol	Condition	Min.	Тур.	Max.	Unit
Input Resistance	RINPW	PWI	10	_		МΩ
	R <sub>LVF</sub>	VFRO with respect to SG	20	_	_	kΩ
Output Load Resistance	RLAO	AOUT+, AOUT- (each) with respect to SG	1.2	_	_	kΩ
Output Load Capacitance	C <sub>LVF</sub>	VFR0		_	100	pF
	CLAO	AOUT+, AOUT-	_	_	50	pF
Output Amplitude	V <sub>OVF</sub>	VFR0, $R_L$ = 20 kΩ with respect to SG	-1.0	-	1.0	٧
	V <sub>OAO</sub>	AOUT+, AOUT-, $R_L = 1.2 \text{ k}\Omega$ with respect to SG	-1.3	_	1.3	V
	Vosve	VFRO with respect to SG	-100	_	100	m۷
Offset Voltage	Vosao	AOUT+, AOUT-, Gain = 1 with respect to SG	-100		100	mV

# **AC Characteristics**

 $(V_{DD} = +2.7 \text{ V to } +3.8 \text{ V}, Ta = -30^{\circ}\text{C to } 85^{\circ}\text{C}, \text{ SYNC} = 8 \text{ kHz})$ 

(VDD = +2.1 V tU +3.0 V, 1d = -30 C							0,07110 =	O KI IZ)
Parameter	Symbol	Freq. (Hz)	Level (dBmO)	Conditio	Min.	Тур.	Max.	Unit
	Loss T1	60			20	26		dB
	Loss T2	300			-0.15	0.1	0.20	dB
Transmit Frequency Response	Loss T3	1020	0			Reference		dB
Transmit Frequency Response	Loss T4	2020			-0.15	0	0.20	dB
	Loss T5	3000			-0.15	0.08	0.20	dB
	Loss T6	3400			0	0.3	0.80	dB
Receive Frequency Response	Loss R1	300			-0.15	-0.07	0.20	dB
	Loss R2	1020				dB		
	Loss R3	2020	0		-0.15	0.03	0.20	dB
	Loss R4	3000			-0.15	0.06	0.20	dB
	Loss R5	3400			0.0	0.4	0.80	dB
	SD T1		3		35	43	_	
	SD T2		0		35	42	_	1
Transmit Signal to Distortion Ratio	SD T3		-30		35	39	_	
	SD T4	1020	-40	*2	200	31.5		dB
	3D 14		<del>-4</del> 0	*1	29	31.0	_	
	SD T5		-45	*2	24	27.5		
	ו מס		-43		24	26	_	
	SD R1		3		36	43	_	
	SD R2		0		36	41		
	SD R3		-30		36	41		
Receive Signal to Distortion Ratio	SD R4	1020	-40	*2	30	34.5		dB
	3U N4		<del>-4</del> 0	*1	30	33.5		
	en ne		45	*2	O.E.	30.5		
	SD R5		<del>-</del> 45		25	27.5	_	
	GT T1		3		-0.3	-0.03	0.3	
	GT T2		-10			Reference		
Transmit Gain Tracking	GT T3	1020	-40		-0.3	0.10	0.3	dB
	GT T4		-50		-0.6	0.15	0.6	
	GT T5	-	-55		-1.2	0.20	1.2	
	GT R1		3		-0.3	0	0.3	
	GT R2		-10			Reference		
Receive Gain Tracking	GT R3	1020	-40		-0.3	-0.15	0.3	ďΒ
	GT R4		-50		-0.6	-0.25	0.6	
	GT R5		-55		-1.2	-0.35	1.2	

<sup>\*1</sup> Psophometric filter is used

<sup>\*2</sup> Upper specified for the MSM7566, lower for the MSM7567

# **AC Characteristics (Continued)**

 $(V_{DD} = +2.7 \text{ V to } +3.8 \text{ V}, Ta = -30^{\circ}\text{C to } 85^{\circ}\text{C}, SYNC = 8 \text{ kHz})$ 

			1.00	., , 10 .0.0	-,	0 0 00	0,01110	7	
Parameter	Symbol	Freq. (Hz)	Level (dBmO)	Condition	Min.	Тур.	Max.	Unit	
Idle Channel Noise	Nidel T	_	<del></del>	AIN = SG *1	_	-73	-70	dBmOp	
	NidelR		_	*1 *3	_	-78	-75		
Absolute Level (Initial Difference)	AV T			V <sub>DD</sub> = 3.0 V Ta = 25°C	0.338	0.35	0.362	Vrms	
Absolute Level (Illitial Difference)	AV R			14 = 23 6	0.483	0.50	0.518	VIIII3	
Absolute Level (Deviation of Temperature and Power)	AV Tt	1020	0	V <sub>DD</sub> = 2.7 V to 3.8 V	-0.2	_	0.2	dB	
	AV Rt			Ta = -30 to 85°C *4	-0.2	_	0.2	dB	
Absolute Delay	Td	1020	0	A to A  BCLOCK = 64 kHz	_	_	0.60	ms	
	tgd T1	500		*5	_	0.19	0.75		
	tgd T2	600				0.11	0.35		
Transmit Group Delay	tgd T3	1000	0		_	0.02	0.125	ms	
	tgd T4	2600				0.05	0.125		
	tgd T5	2800				0.07	0.75		
	tgd R1	500		*5		0.00	0.75		
	tgd R2	600			_	0.00	0.35		
Receive Group Delay	tgd R3	1000	0			0.00	0.125	ms	
F	tgd R4	2600				0.09	0.125		
	tgd R5	2800			_	0.12	0.75		
Crosstalk Attenuation	CR T	1020	0	TRANS → RECV	75	79	_	dB	
	CR R	1020	U	RECV  o TRANS	75	82	_	UB	

<sup>\*1</sup> Psophometric filter is used

<sup>\*2</sup> Upper is specified for the MSM7566, lower for the MSM7567

<sup>\*3</sup> Input "0" code to PCMIN

<sup>\*4</sup> AVR is defined at VFRO output

<sup>\*5</sup> Minimum value of the group delay distortion

# **AC Characteristics (Continued)**

 $(V_{DD} = +2.7 \text{ V to } +3.8 \text{ V}, \text{ Ta} = -30^{\circ}\text{C to } 85^{\circ}\text{C}, \text{ SYNC} = 8 \text{ kHz})$ 


Parameter	Symbol	Freq. (Hz)	Level (dBmO)	Condition	Min.	Тур.	Мах.	Unit	
Discrimination	DIS	4.6 kHz to 72 kHz	0	0 to 4000 Hz	30	32		dB	
Out-of-band Spurious	S	300 to 3400	0	4.6 kHz to 100 kHz		-37.5	-35	dBmO	
Intermodulation Distortion	IMD	fa = 470 fb = 320	-4	2fa - fb	_	-52	-35	dBm0	
D-to-D Mode Gain		1020	0	TMC = 1 PCMIN to PCMOUT	-1.0		1.0	dB	
Power Supply Noise Rejection Ratio	PSR T PSR R	0 to 50 kHz	50 mV <sub>PP</sub>	*6	_	30		dB	
	t <sub>SD</sub>				50		200		
Digital Output Delay Time	t <sub>XD1</sub>	C. = 100 r	E . 1 I ST	т,	50		200		
	t <sub>XD2</sub>	C <sub>L</sub> = 100 pF + 1 LSTTL			50	_	200	ns	
	txD3				50	_	200		

<sup>\*6</sup> The measurement under idle channel noise

### **TIMING DIAGRAM**


# **PCM Data Input/Output Timing**

#### Transmit Timing




When  $t_{XS} \le 1/2 \cdot Fc$ , the Delay of the MSD bit is defined as  $t_{XD1}$ . When  $t_{SX} \le 1/2 \cdot Fc$ , the Delay of the MSD bit is defined as  $t_{SD}$ .


### Receive Timing



## **APPLICATION CIRCUIT**



### FREQUENCY CHARACTERISTICS ADJUSTMENT CIRCUIT



Note: The additional input signal can be output from AOUT- and AOUT+, since the output of VFRO is unknown during power saving mode and the output of the AOUT- and AOUT+ is in the operational state.

## RECOMMENDATIONS FOR ACTUAL DESIGN

- To assure proper electrical characteristics, use bypass capacitors with excellent high frequency characteristics for the power supply and keep them as close as possible to the device pins.
- Connect the AG pin and the DG pin each other as close as possible. Connect to the system
  ground with low impedance.
- Mount the device directly on the board when mounted on PCBs. Do not use IC sockets. If an IC socket is unavoidable, use the short lead type socket.
- When mounted on a frame, use electro-magnetic shielding, if any electro-magnetic wave source such as power supply transformers surround the device.
- Keep the voltage on the V<sub>DD</sub> pin not lower than -0.3 V even instantaneously to avoid latchup phenomenon when turning the power on.
- Use a low noise (particularly, low level type of high frequency spike noise or pulse noise)
  power supply to avoid erroneous operation and the degradation of the characteristics of these
  devices.