www.ti.com

SNLS352C - MAY 1999 - REVISED FEBRUARY 2013

## DS26LS32AC/DS26LS32C/DS26LS32M/DS26LS33M Quad Differential Line Receivers

Check for Samples: DS26LS32AC, DS26LS32C, DS26LS32M, DS26LS33M

#### **FEATURES**

- High Differential or Common-Mode Input Voltage Ranges of ±7V on the DS26LS32 and DS26LS32A and ±15V on the DS26LS33
- ±0.2V Sensitivity Over the Input Voltage Range on the DS26LS32 and DS26LS32A, ±0.5V Sensitivity on the DS26LS33
- DS26LS32 and DS26LS32A Meet All Requirements of RS-422 and RS-423
- 6k Minimum Input Impedance
- 100 mV Input Hysteresis on the DS26LS32 and DS26LS32A, 200 mV on the DS26LS33
- Operation From a Single 5V Supply
- TRI-STATE Outputs, with Choice of Complementary Output Enables for Receiving Directly onto a Data Bus

#### DESCRIPTION


The DS26LS32 and DS26LS32A are quad differential line receivers designed to meet the RS-422, RS-423 and Federal Standards 1020 and 1030 for balanced and unbalanced digital data transmission.

The DS26LS32 and DS26LS32A have an input sensitivity of 200 mV over the input voltage range of ±7V and the DS26LS33 has an input sensitivity of 500 mV over the input voltage range of ±15V.

The DS26LS32A differs in function from the popular DS26LS32 and DS26LS33 in that input pull-up and pull-down resistors are included which prevent output oscillation on unused channels.

Each version provides an enable and disable function common to all four receivers and features TRI-STATE outputs with 8 mA sink capability. Constructed using low power Schottky processing, these devices are available over the full military and commercial operating temperature ranges.


#### Logic Diagram



Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



#### **Connection Diagram**



For Complete Military Product Specifications, refer to the appropriate SMD or MDS.

Figure 1. Dual-In-Line Package (Top View)
D Package or NFG0016E Package




Figure 2. 20-Lead Ceramic Leadless Chip Carrier

### Truth Table (1)

ENABLE	ENABLE	Input	Output
0	1	X	Hi-Z
See note	below. (2)	V <sub>ID</sub> ≥ V <sub>TH</sub> (Max)	1
		V <sub>ID</sub> ≤ V <sub>TH</sub> (Min)	0

1) Hi-Z = TRI-STATE

(2) Note: Input conditions may be any combination not defined for ENABLE and ENABLE.





These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

Absolute Maximum Ratings (1)(2)

<u> </u>	
Supply Voltage	7V
Common-Mode Range	±25V
Differential Input Voltage	±25V
Enable Voltage	7V
Output Sink Current	50 mA
Maximum Power Dissipation (3) at 25°C	
Cavity Package	1433 mW
Molded DIP Package	1362 mW
SOIC Package (4) DS26LS32	1002 mW
DS26LS32A	1051 mW
Storage Temperature Range	−65°C to +165°C
Lead Temperature (Soldering, 4 seconds)	260°C

<sup>&</sup>quot;Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. They are not meant to imply that the device should be operated at these limits. The table of "Electrical Characteristics" provides conditions for actual device

- If Military/Aerospace specified devices are required, please contact the TI Sales Office/Distributors for availability and specifications. Derate cavity package 9.6 mW/°C above 25°C; derate molded DIP package 10.9 mW/°C above 25°C.
- Derate SOIC Package 8.01 mW/°C for DS26LS32 8.41 mW/°C for DS26LS32A

### **Operating Conditions**

	Min	Max	Units
Supply Voltage, (V <sub>CC</sub> )			
DS26LS32M, DS26LS33M (MIL)	4.5	5.5	V
DS26LS32C, DS26LS32AC (COML)	4.75	5.25	V
Temperature, (T <sub>A</sub> )			
DS26LS32M, DS26LS33M (MIL)	-55	+125	°C
DS26LS32C, DS26LS32AC (COML)	0	+70	°C

### Electrical Characteristics (1) (2) (3)

over the operating temperature range unless otherwise specified

Symbol	Parameter		Condi	tions	Min	Тур	Max	Units
V <sub>TH</sub>	Differential Input Voltage	$V_{OUT} = V_{OH}$ or	$V_{OUT} = V_{OH}$ or DS26LS32A, $-7V \le V_{CM} \le +7V$				0.2	V
		V <sub>OL</sub>	OL DS26LS33, DS26LS33A, −15V ≤ V <sub>CM</sub> +15V		-0.5	±0.14	0.5	V
R <sub>IN</sub>	Input Resistance	-15V ≤ V <sub>CM</sub> ≤ +1	6.0	8.5		kΩ		
I <sub>IN</sub>	Input Current (Under	V <sub>IN</sub> = 15V, Other			2.3	mA		
Test)	V <sub>IN</sub> = −15V, Othe			-2.8	mA			
V <sub>OH</sub>	Output High Voltage	$V_{CC} = MIN, \Delta V_{IN}$	= 1V,	Commercial	2.7	4.2		V
		$V_{\overline{\text{ENABLE}}} = 0.8V, I$	<sub>OH</sub> = -440 μA	Military	2.5	4.2		V
V <sub>OL</sub>	Output Low Voltage	$V_{CC} = Min, \Delta V_{IN} = -1V,$ $I_{OL} = 4 \text{ mA}$					0.4	V
		$V_{\overline{\text{ENABLE}}} = 0.8V$ $I_{\text{OL}} = 8 \text{ mA}$					0.45	V
V <sub>IL</sub>	Enable Low Voltage			<u>.</u>			0.8	V
V <sub>IH</sub>	Enable High Voltage				2.0			V
VI	Enable Clamp Voltage	V <sub>CC</sub> = Min, I <sub>IN</sub> = -	-18 mA				-1.5	V

All currents into device pins are shown as positive, all currents out of device pins are shown as negative, all voltages are referenced to ground, unless otherwise specified. All values shown as max or min are so classified on absolute value basis.

All typical values are  $V_{CC} = 5V$ ,  $T_A = 25$ °C.

Only one output at a time should be shorted.



# Electrical Characteristics (1) (2) (3) (continued)

over the operating temperature range unless otherwise specified

Symbol	Parameter	Condition	ns	Min	Тур	Max	Units
Io	OFF-State (High	V <sub>CC</sub> = Max	$V_0 = 2.4V$			20	μA
	Impedance) Output Current		V <sub>O</sub> = 0.4V			-20	μA
I <sub>IL</sub>	Enable Low Current	V <sub>IN</sub> = 0.4V			-0.36	mA	
I <sub>IH</sub>	Enable High Current	V <sub>IN</sub> = 2.7V			20	μΑ	
I <sub>SC</sub>	Output Short-Circuit Current	$V_O = 0V$ , $V_{CC} = Max$ , $\Delta V_{IN} = 1V$	-15		-85	mA	
I <sub>CC</sub>	Power Supply Current	$V_{CC} = Max$ , All $V_{IN} = GND$ ,	DS26LS32, DS26LS32A		52	70	mA
		Outputs Disabled	DS26LS33, DS26LS33A		57	80	mA
I	Input High Current	V <sub>IN</sub> = 5.5V	•			100	μΑ
V <sub>HYST</sub>	Input Hysteresis	$T_A = 25^{\circ}C, V_{CC} = 5V,$	DS26LS32, DS26S32A		100		mV
		V <sub>CM</sub> = 0V	DS26LS33, DS26LS33A		200		mV

### **Switching Characteristics**

 $V_{CC} = 5V, T_{A} = 25^{\circ}C$ 

Comple ed	Danamatan	0	DS2	6LS32/DS26	LS33	DS26L	l luita		
Symbol	Parameter	Conditions	Min	Тур	Max	Min	Тур	Max	Units
t <sub>PLH</sub>	Input to Output	C <sub>L</sub> = 15 pF		17	25		23	35	ns
t <sub>PHL</sub>				17	25		23	35	ns
$t_{LZ}$	ENABLE to Output	C <sub>L</sub> = 5 pF		20	30		15	30	ns
t <sub>HZ</sub>				15	22		20	25	ns
$t_{ZL}$	ENABLE to Output	C <sub>L</sub> = 15 pF		15	22		14	22	ns
t <sub>ZH</sub>				15	22		15	22	ns

#### AC TEST CIRCUIT AND SWITCHING TIME WAVEFORMS




Figure 3. Load Test Circuit for TRI-STATE Outputs







Diagram shown for ENABLE low.

Pulse generator for all pulses: Rate = 1.0 MHz;  $Z_O = 50\Omega$ ;  $t_f \le 6$  ns;  $t_f \le 6.0$  ns.

Figure 4. Propagation Delay



S1 and S2 of load circuit are closed except where shown.

Pulse generator for all pulses: Rate = 1.0 MHz;  $Z_O = 50\Omega$ ;  $t_f \le 6$  ns;  $t_f \le 6.0$  ns.

Figure 5. Enable and Disable Times

#### **TYPICAL APPLICATIONS**




Figure 6. Two-Wire Balanced Interface—RS-422




Figure 7. Single Wire with Driver Ground Reference—RS-423

# DS26LS32AC, DS26LS32C, DS26LS32M, DS26LS33M



SNLS352C -MAY 1999-REVISED FEBRUARY 2013

www.ti.com

D		/IS	$\mathbf{a}$	NI	ш	CI	$\Gamma \cap$	DV
П	=	ทอ	ıv	IN	п	<b>.</b>	v	пι

Ch	anges from Revision B (February 2013) to Revision C	Page
•	Changed layout of National Data Sheet to TI format	5





1-Nov-2013

#### PACKAGING INFORMATION

Orderable Device	Status	Package Type		Pins		Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Device Marking	Samples
	(1)		Drawing		Qty	(2)	(6)	(3)		(4/5)	
AM26LS32CN	NRND	PDIP	NFG	16	25	TBD	Call TI	Call TI	0 to 70	DS26LS32CN	
AM26LS32PC	NRND	PDIP	NFG	16	25	TBD	Call TI	Call TI	0 to 70	DS26LS32CN	
DS26LS32ACM	NRND	SOIC	D	16	48	TBD	Call TI	Call TI	0 to 70	DS26LS32 ACM	
DS26LS32ACM/NOPB	ACTIVE	SOIC	D	16	48	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS26LS32 ACM	Samples
DS26LS32ACMX	NRND	SOIC	D	16	2500	TBD	Call TI	Call TI	0 to 70	DS26LS32 ACM	
DS26LS32ACMX/NOPB	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS26LS32 ACM	Samples
DS26LS32ACN	NRND	PDIP	NFG	16	25	TBD	Call TI	Call TI	0 to 70	DS26LS32ACN	
DS26LS32ACN/NOPB	ACTIVE	PDIP	NFG	16	25	Pb-Free (RoHS)	CU SN	Level-1-NA-UNLIM	0 to 70	DS26LS32ACN	Samples
DS26LS32CM	NRND	SOIC	D	16	48	TBD	Call TI	Call TI	0 to 70	DS26LS32CM	
DS26LS32CM/NOPB	ACTIVE	SOIC	D	16	48	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS26LS32CM	Samples
DS26LS32CMX	NRND	SOIC	D	16	2500	TBD	Call TI	Call TI	0 to 70	DS26LS32CM	
DS26LS32CMX/NOPB	ACTIVE	SOIC	D	16	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM	0 to 70	DS26LS32CM	Samples
DS26LS32CN	NRND	PDIP	NFG	16	25	TBD	Call TI	Call TI	0 to 70	DS26LS32CN	
DS26LS32CN/NOPB	ACTIVE	PDIP	NFG	16	25	Pb-Free (RoHS)	SN	Level-1-NA-UNLIM	0 to 70	DS26LS32CN	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

**ACTIVE:** Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

<sup>(2)</sup> Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.



### **PACKAGE OPTION ADDENDUM**

1-Nov-2013

**Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above. **Green (RoHS & no Sb/Br):** TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight

- in homogeneous material)
- (4) There may be additional marking, which relates to the logo, the lot trace code information, or the environmental category on the device.

(3) MSL, Peak Temp. - The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

- (5) Multiple Device Markings will be inside parentheses. Only one Device Marking contained in parentheses and separated by a "~" will appear on a device. If a line is indented then it is a continuation of the previous line and the two combined represent the entire Device Marking for that device.
- (6) Lead/Ball Finish Orderable Devices may have multiple material finish options. Finish options are separated by a vertical ruled line. Lead/Ball Finish values may wrap to two lines if the finish value exceeds the maximum column width.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.


In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

### PACKAGE MATERIALS INFORMATION

www.ti.com 26-Mar-2013

### TAPE AND REEL INFORMATION





		Dimension designed to accommodate the component width
E	30	Dimension designed to accommodate the component length
K	(0	Dimension designed to accommodate the component thickness
	Ν	Overall width of the carrier tape
F	21	Pitch between successive cavity centers

#### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


All differsions are normal												
Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
DS26LS32ACMX	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1
DS26LS32ACMX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1
DS26LS32CMX	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1
DS26LS32CMX/NOPB	SOIC	D	16	2500	330.0	16.4	6.5	10.3	2.3	8.0	16.0	Q1

www.ti.com 26-Mar-2013



\*All dimensions are nominal

7 til dillionorono dio monimidi							
Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
DS26LS32ACMX	SOIC	D	16	2500	367.0	367.0	35.0
DS26LS32ACMX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0
DS26LS32CMX	SOIC	D	16	2500	367.0	367.0	35.0
DS26LS32CMX/NOPB	SOIC	D	16	2500	367.0	367.0	35.0



# D (R-PDS0-G16)

### PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AC.

