# **DUAL OPERATIONAL AMPLIFIER** SLOS012B - MARCH 1987 - REVISED AUGUST 1994

Low Input Bias Current . . . 50 pA Typ

Low Input Noise Current 0.01 pA/√Hz Typ

Low Input Noise Voltage . . . 18 nV/√Hz Typ


Low Supply Current . . . 3.6 mA Typ

High Input Impedance . . .  $10^{12} \Omega$  Typ

Internally Trimmed Offset Voltage

Gain Bandwidth . . . 3 MHz Typ

High Slew Rate . . . 13 V/µs Typ




### description

This device is a low-cost, high-speed, JFET-input operational amplifier with very low input offset voltage. It requires low supply current yet maintains a large gain-bandwidth product and a fast slew rate. In addition, the matched high-voltage JFET input provides very low input bias and offset currents.

The LF353 can be used in applications such as high-speed integrators, digital-to-analog converters, sample-and-hold circuits, and many other circuits.

The LF353 is characterized for operation from 0°C to 70°C.

### symbol (each amplifier



### AVAILABLE OPTIONS

	V	PACKAGE						
TA	V <sub>IO</sub> max AT 25°C	SMALL OUTLINE (D)	PLASTIC DIP (P)					
0°C to 70°C	10 mV	LF353D	LF353P					

The D packages are available taped and reeled. Add the suffix R to the device type (ie., LF353DR).

### absolute maximum ratings over operating free-air temperature range (unless otherwise noted)

Supply voltage, V <sub>CC +</sub>
Supply voltage, V <sub>CC</sub>
Differential input voltage, V <sub>ID</sub> ±30 V
Input voltage, V <sub>I</sub> (see Note 1) ±15 V
Duration of output short circuit unlimited
Continuous total power dissipation 500 mW
Operating temperature range
Storage temperature range
Lead temperature 1,6 mm (1/16 inch) from case for 10 seconds

NOTE 1: Unless otherwise specified, the absolute maximum negative input voltage is equal to the negative power supply voltage.



### LF353 JFET-INPUT **DUAL OPERATIONAL AMPLIFIER** SLOS012B - MARCH 1987 - REVISED AUGUST 1994

# recommended operating conditions

	MIN	MAX	UNIT
Supply voltage, V <sub>CC</sub> +	3.5	18	V
Supply voltage, V <sub>CC</sub> _	-3.5	-18	V

### electrical characteristics over operating free-air temperature range, V<sub>CC±</sub> = ±15 V (unless otherwise specified)

	PARAMETER	TEST CO	NDITIONS	T <sub>A</sub> †	MIN	TYP	MAX	UNIT
V	land affect voltage	V0	D 10 kg	25°C		5	10	100
VIO	Input offset voltage	$V_{IC} = 0$ ,	$R_S = 10 \text{ k}\Omega$	Full range			13	mV
« <sub>VIO</sub>	Average temperature coefficient of input offset voltage	V <sub>IC</sub> = 0,	R <sub>S</sub> = 10 kΩ			10		µV/°C
1		V0		25°C		25	100	pA
IO	Input offset current‡	V <sub>IC</sub> = 0	70°C			4	nA	
1		V <sub>IC</sub> = 0		25°C		50	200	pА
<sup>I</sup> IB	Input bias current‡	AIC - 0		70°C			8	nA
VICR	Common-mode input voltage range				±11	-12 to 15		٧
VOM	Maximum peak output voltage swing	$R_L = 10 \text{ k}\Omega$			±12	±13.5		V
Δ		V+40.V	D 21.0	25°C	25	100		\ //\ /
AVD	Large-signal differential voltage	$V_0 = \pm 10 \text{ V},$	$R_L = 2 k\Omega$	Full range	15			V/mV
rį	Input resistance	T」= 25°C				1012		Ω
CMRR	Common-mode rejection ratio	R <sub>S</sub> ≤ 10 kΩ			70	100		dB
ksvr	Supply-voltage rejection ratio	See Note 2			70	100		dB
ICC	Supply current					3.6	6.5	mA

<sup>†</sup>Full range is 0°C to 70°C.

# operating characteristics, $V_{CC\pm} = \pm 15 \text{ V}$ , $T_A = 25^{\circ}\text{C}$

PARAMETER		TEST CONDITIONS	MIN	TYP	MAX	UNIT
V <sub>O1</sub> /V <sub>O2</sub>	Crosstalk attentuation	f = 1 kHz		120		dB
SR	Slew rate		8	13		V/ <b>µ</b> s
B <sub>1</sub>	Unity-gain bandwidth			3		MHz
Vn	Equivalent input noise voltage	$f = 1 \text{ kHz}, R_S = 20 \Omega$		18		nV/√Hz
In	Equivalent input noise current	f = 1 kHz		0.01		pA√Hz



<sup>‡</sup> Input bias currents of a FET-input operational amplifier are normal junction reverse currents, which are temperature sensitive. Pulse techniques must be used that will maintain the junction temperatures as close to the ambient temperature as possible.

NOTE 2: Supply-voltage rejection ratio is measured for both supply magnitudes increasing or decreasing simultaneously.



### PACKAGE OPTION ADDENDUM

24-Oct-2006

### PACKAGING INFORMATION

Orderable Device	Status <sup>(1)</sup>	Package Type	Package Drawing	Pins I	Packag Qty	e Eco Plan <sup>(2)</sup>	Lead/Ball Finish	MSL Peak Temp <sup>(3)</sup>
LF353D	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF353DE4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF353DG4	ACTIVE	SOIC	D	8	75	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF353DR	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF353DRE4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF353DRG4	ACTIVE	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU NIPDAU	Level-1-260C-UNLIM
LF353P	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type
LF353PE4	ACTIVE	PDIP	Р	8	50	Pb-Free (RoHS)	CU NIPDAU	N / A for Pkg Type

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

OBSOLETE: TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check <a href="http://www.ti.com/productcontent">http://www.ti.com/productcontent</a> for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes.

Pb-Free (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

 $^{(3)}$  MSL, Peak Temp. — The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.



### PACKAGE MATERIALS INFORMATION

19-Mar-2008


### TAPE AND REEL INFORMATION

# REEL DIMENSIONS Reel Diameter Reel Width (W1)

# TAPE DIMENSIONS KO P1 BO BO Cavity AO

A0	Dimension designed to accommodate the component width
ВО	Dimension designed to accommodate the component length
KO	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

### QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE




### \*All dimensions are nominal

	Device	Package Type	Package Drawing	3-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0-0	SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	(mm)	Pin1 Quadrant
2.55	LF353DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1
	LF353DR	SOIC	D	8	2500	330.0	12.4	6.4	5.2	2.1	8.0	12.0	Q1

# PACKAGE MATERIALS INFORMATION



19-Mar-2008




### \*All dimensions are nominal

Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
LF353DR	SOIC	D	8	2500	346.0	346.0	29.0
LF353DR	SOIC	D	8	2500	340.5	338.1	20.6

## D (R-PDSO-G8)

### PLASTIC SMALL-OUTLINE PACKAGE




NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed .006 (0,15) per end.
- Body width does not include interlead flash. Interlead flash shall not exceed .017 (0,43) per side. E. Reference JEDEC MS—012 variation AA.



### P (R-PDIP-T8)

### PLASTIC DUAL-IN-LINE



NOTES: A. All linear dimensions are in inches (millimeters).

- B. This drawing is subject to change without notice.
- C. Falls within JEDEC MS-001

For the latest package information, go to http://www.ti.com/sc/docs/package/pkg\_info.htm